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SUMMARY
Heterogeneous parallel architectures like those comprised of CPUs and GPUs are a tantaliz-
ing compute fabric for performance-hungry developers. While these platforms enable order-of-
magnitude performance increases for many data-parallel application domains, there remain several
open challenges: (i) the distinct execution models inherent in the heterogeneous devices present on
such platforms drives the need to dynamically match workload characteristics to the underlying re-
sources, (ii) the complex architecture and programming models of such systems require substantial
application knowledge and effort-intensive program tuning to achieve high performance, and (iii)
as such platforms become prevalent, there is a need to extend their utility from running known reg-
ular data-parallel applications to the broader set of input-dependent, irregular applications common
in enterprise settings.
The key contribution of our research is to enable runtime specialization on such hybrid CPU-
GPU platforms by matching application characteristics to the underlying heterogeneous resources
for both regular and irregular workloads. Our approach enables profile-driven resource manage-
ment and optimizations for such platforms, providing high application performance and system
throughput. Towards this end, this research: (a) enables dynamic instrumentation for GPU-based
parallel architectures, specifically targeting the complex Single-Instruction Multiple-Data (SIMD)
execution model, to gain real-time introspection into application behavior; (b) leverages such dy-
namic performance data to support novel online resource management methods that improve appli-
cation performance and system throughput, particularly for irregular, input-dependent applications;
(c) automates some of the programmer effort required to exercise specialized architectural features
of such platforms via instrumentation-driven dynamic code optimizations; and (d) proposes a spe-
cialized, affinity-aware work-stealing scheduling runtime for integrated CPU-GPU processors that
efficiently distributes work across all CPU and GPU cores for improved load balance, taking into




There are two important trends in computing today: (i) the pervasiveness of heterogeneous par-
allel architectures, such as general-purpose GPUs coupled with CPUs, and (ii) the importance
of rapid, predictive data analytics workloads in a variety of industry sectors. Parallel hardware,
such as GPUs, can deliver order of magnitude performance increases to high-performance appli-
cations, since GPU hardware is designed explicitly to take advantage of regularity characterized in
workloads that exhibit minimal synchronization, high arithmetic intensity, and predictable memory
access and control-flow patterns. Given the ubiquity of GPUs in modern computing environments,
performance-hungry programmers also use GPUs in increasingly complex applications where al-
gorithms rely fundamentally on unstructured or irregular control and data access patterns. Many
predictive data analytics workloads, in particular graph algorithms, exhibit such irregularity. This
has given rise to extensive work on efficiently running such applications on today’s heterogeneous
CPU-GPU systems – new techniques for algorithm parallelization and graph partition [58,61], spe-
cialized machine learning and graph frameworks [71], and runtime support to accelerate analysis
using GPU platforms [16, 88, 102].
1.1 A Case for Runtime Specialization
While heterogeneous GPU platforms can improve performance over traditional multi-core CPU
platforms for a variety of data analytics workloads [23,67,95,97], there remain several open chal-
lenges. First, the distinct execution models inherent in the heterogeneous devices present on such
platforms drives the need to dynamically match workload characteristics to the underlying re-
sources. Figure 1 shows the kernel runtime speedups of a variety of predictive data analytics
1
workloads on the GPU compared to multi-core CPU execution. As shown in the plot, GPUs bene-
fit compute-intensive applications that feature minimal synchronization, uniform control flow and
regular memory access patterns, such as Black-Scholes (BS) and K-Means (KM). Applications
exhibiting larger regions of serialized code or irregular control-flow are better suited for the CPU’s
execution model. Irregular applications, such as Page-Rank (PR), can be 3× faster on CPUs, based
on its input. Page-Rank is a link analysis algorithm used to rank websites in search engine results.
Its computation is highly dependent on the structure of its input. Therefore, the benefit an appli-
cation derives from a device depends on runtime characteristics, such as control-flow irregularity



























Figure 1: Speedups of GPU execution over multi-core CPU execution for a variety of predictive
data analytics workloads, running on AMD A10-5800K APU desktop, equipped with Radeon HD
7660D GPU.
Second, the complex architecture and programming models of heterogeneous GPU systems
require substantial application knowledge and effort-intensive program tuning to achieve high per-
formance. To demonstrate the significance of applying application-specific knowledge in design-
ing efficient GPU algorithms, we use Breadth-First-Search as an example. Breadth-First-Search
(BFS) is a fundamental building block for many graph-based applications, including connected
components detection, shortest path algorithms and betweenness centrality. There are two existing
state-of-the-art GPU implementations for BFS, which we refer to as ALG1 [64] and ALG2 [43].
ALG1 uses a hierarchical queue to reduce overheads associated with a single, global task queue for
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the entire GPU. ALG2 uses a warp-centric programming method to address workload imbalance,
characterized as thread divergence in GPU programming. While ALG1 provides a more general
optimization for the GPU, ALG2 specifically improves the performance of irregular graphs, de-
fined as exhibiting a large skew in degree distribution, and therefore a more significant workload
imbalance. Figure 2 presents the speedup of the two algorithms on the GPU over multi-core CPU
execution for multiple input graphs, both regular and irregular graphs. The plot shows that for
regular graphs, ALG1 performs substantially better than ALG2, while for irregular graphs, ALG2
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Figure 2: Speedups of GPU execution over multi-core CPU for the two BFS algorithms on various
BFS input graphs, running on AMD A10-5800K APU desktop, equipped with Radeon HD 7660D
GPU. The first three bars represent irregular graphs, while the latter three represent regular graphs.
The BFS results not only highlight the need for using application-specific knowledge to achieve
high performance, but also demonstrate the input-dependent performance of such irregular appli-
cations. More generally, a third challenge with achieving high performance on heterogeneous GPU
platforms is that the performance of irregular applications with input-dependent and time-varying
runtime behaviors is difficult to predict statically. We motivate the need for dynamic optimiza-
tion methods using the SkyServer [103] application. SkyServer takes as input large collections
of astronomical, digital data in the form of photo objects and neighbors, and filters them to find
related items. The SkyServer workload is, in essence, a series of relational equi-join operations
and filtering over the two collections. Differing input data distributions can yield very different
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selectivity for the join predicates, which in turn has a profound impact on dynamic memory access
and control flow patterns in the GPU code implementing the join. Figure 3 shows the performance
for two distinct input sets, Input Set 1, where the data distribution yields very low selectivity for
the join predicate, and Input Set 2, where the majority of neighbor objects match the join predicate.
Specifically, the plot compares the performance of two distinct data layouts for the given input sets.
A direct mapping generates an Array-of-Structures (AoS) data layout in GPU memory, which pre-
vents coalesced reads and writes as the members of the data structure are placed contiguously in
memory, forcing different threads to access scattered memory locations. The optimized Structure-
of-Arrays (SoA) layout, which results in a sequential access pattern for all threads in the same
warp, improves memory coalescing by a factor of two. However, as shown in Figure 3, the SoA
version improves performance for the first input set but has a negative impact on the second input
set. This result highlights the need to take into account dynamic information about the application



































Figure 3: Kernel runtimes for the AoS and SoA optimizations on two distinct input sets. Experi-
ments conducted on NVIDIA Tesla M2075 GPU.
In summary, all of these challenges make a case for runtime specialization. In this context,
runtime specialization is defined as using online methods to match dynamic workload characteris-
tics to underlying resources, in order to drive greater efficiency. Our research addresses precisely
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this need for heterogeneous CPU-GPU platforms.
1.2 Thesis Statement
In this dissertation we posit that, for today’s diverse set of data-intensive applications, it is im-
portant to leverage real-time introspection into application behavior to drive resource management
and optimization methods on heterogeneous platforms. Runtime specialization can enable perfor-
mance scaling of data-intensive applications across emerging heterogeneous CPU-GPU platforms.
Our approach leverages dynamic instrumentation and online profiling methods for real-time
application introspection, as well as novel scheduling techniques, which take into consideration
the underlying architectural differences of such heterogeneous platforms. We believe that runtime
specialization can provide significant efficiency gains, for both regular and irregular applications
on heterogeneous machines, without the need for developers to explicitly profile and manually tune
their codes.
1.3 Solution Approach
The objective of this dissertation is to demonstrate that runtime specialization can achieve high
performance and platform throughput without the need for manual intervention for application
profiling and/or tuning, for diverse data-intensive applications on heterogeneous CPU-GPU plat-
forms. The first contribution of our research, therefore, is a dynamic instrumentation framework
that provides real-time insights into application behavior seamlessly, transparently, and efficiently
for GPU-based platforms. We then use the online instrumentation and profiling methods to (a)
drive better resource management, and (b) perform profile-guided optimizations to improve both
platform throughput and individual application performance. Finally, as a proof of our hypothesis,
we use runtime specialization to improve a classical, well-known resource management paradigm,
work-stealing. Each of these contributions manifest themselves into different constituents of our
research, as highlighted below:
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• Lynx [35] is a dynamic instrumentation engine for data-parallel applications on GPU-based
architectures. Lynx provides the necessary real-time introspection capabilities into an ap-
plication’s runtime behavior to support dynamic, online methods for resource management
and optimizations. Specifically, it provides an extensible set of C-based language con-
structs to build customizable program analysis tools that target the data-parallel program-
ming paradigm used in GPUs. Furthermore, it uses a just-in-time (JIT) compiler to translate,
insert and optimize instrumentation code at the intermediate representation (IR) layer. In an
nutshell, Lynx provides the capability to write instrumentation routines that are (1) selective,
instrumenting only what is needed, (2) transparent, without changes to the applications’
source code, (3) customizable, and (4) efficient.
• Luminar is a runtime framework that leverages Lynx to enable online resource manage-
ment on integrated CPU-GPU platforms. In particular, Luminar combines the advantages of
integrated GPU systems, such as reduced overhead of offloading computation to the GPU
and potential for fine-grained concurrent resource scheduling, with real-time introspection
into application behavior provided by Lynx to deliver significant gains in application perfor-
mance, system throughput, and energy efficiency when co-scheduling a mix of irregular and
regular workloads.
• Leo [37] is a profile-driven, dynamic optimization framework for GPU applications, which
also leverages Lynx to drive GPU-specific code optimizations. While GPUs enable order-
of-magnitude performance increases in many data-parallel application domains, writing ef-
ficient codes that can actually manifest those increases is a non-trivial endeavor, typically
requiring developers to exercise specialized architectural features exposed directly in the
programming model. Achieving good performance on GPUs involves effort-intensive tun-
ing. Leo aims to automate much of this effort using dynamic instrumentation to inform
dynamic, profile-driven optimizations.
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• Libra is an affinity-aware work-stealing scheduler for integrated CPU-GPU processors that
efficiently distributes work at runtime across all CPU and GPU cores for improved load bal-
ance. Libra differs from classical work-stealing by including techniques to deal with the
architectural differences between the CPU and GPU in an integrated processor, such as dif-
ferent clock frequencies, costs for atomic operations, and latencies in accessing caches and
shared memory. Such architectural differences hurt the performance that can be obtained us-
ing classical work-stealing. In addition, Libra effectively supports both regular and irregular
applications.
The remainder of the dissertation is organized as follows. Chapter 2 provides a brief overview
on GPU computing and application domains used in this work. Chapter 3 describes Lynx, the
dynamic instrumentation engine that provides real-time introspection into application behaviors
for GPU-based platforms. Chapter 4 presents the Luminar runtime framework, which uses Lynx
to enable dynamic resource management methods for integrated CPU-GPU systems. Chapter 5
describes the Leo optimization framework. Leo shows how Lynx can be leveraged to drive profile-
driven code optimizations to improve GPU-specific codes. Chapter 6 presents Libra, an affinity-
aware, work-stealing scheduler that improves upon classical work-stealing for integrated CPU-
GPU platforms by incorporating workload characterization and CPU-GPU architectural differ-
ences. Chapter 7 summarizes the finding of this research and comments on future investigations




The primary objective of this dissertation is to demonstrate the effectiveness of runtime specializa-
tion in improving performance of both regular and irregular applications on heterogeneous CPU-
GPU platforms. The techniques we use exploit both the heterogeneity in the execution models of
the underlying devices, and diversity in applications’ runtime behaviors. It is therefore important
to understand different facets of GPU computing, including the GPU execution model and its pro-
gramming frameworks, as well as the application domains our system targets to highlight runtime
specialization.
2.1 GPU Execution Model
A data-parallel program is composed of a series of multi-threaded kernels, which can be thought
of as computational functions that are executed on the GPU. Computations are performed by a
tiered hierarchy of threads. At the lowest level, collections of threads are mapped to a single SIMD
(Single-Instruction Multiple-Data) core and executed concurrently. Each SIMD core includes an
L1 data cache, a shared scratch-pad memory for exchanging data between threads, and a SIMD
array of functional units. This collection of threads is known as a thread block, and kernels are
typically launched with tens or hundreds of thread blocks which are oversubscribed to the set of
available SIMD cores.
A work scheduler on the GPU maps thread blocks onto individual SIMD cores for execution,
and the programming model forbids global synchronization between SIMD cores except on kernel
boundaries. Global memory is used to buffer data between kernels as well as to communicate
between the CPU and GPU. While shared memory is on-chip, global memory is off-chip and
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therefore has the highest latency in the memory hierarchy.
Thread blocks execute in SIMD chunks called warps in NVIDIA terminology, and wavefronts
in OpenCL terminology. A warp, or a wavefront, is the most basic unit of scheduling on the
GPU, and is defined as the maximal subset of threads within a thread block which processes a
single instruction over all of the threads in it at the same time, in lock-step fashion. Hardware
warp/wavefront and thread scheduling hide memory and pipeline latencies. When threads within a
warp diverge due to data-dependent conditional branches, the GPU will instruct the warp to execute
one branch first, deactivating all threads that evaluated to false for that branch, and then proceed
to the other branch, reversing the situation. As a result, thread divergence within a warp leads to
serialized execution, which can result in a significant performance loss.
2.2 GPU Programming Frameworks
CUDA [74] toolchain is a programming language and API that enables data-parallel programs to
be written in a language with C++-like semantics. Open Computing Language (OpenCL) [96] is a
framework for writing programs that execute across heterogeneous platforms consisting of CPUs,
GPUs, and a wide array of other accelerators/processors, including DSPs and FPGAs. OpenCL
specifies a language (based on C99) for programming these devices and application programming
interfaces (APIs) to control the platform and execute programs on the compute devices. Both
CUDA and OpenCL are popular programming frameworks for GPU computing. However, CUDA
was developed by NVIDIA and is only supported for NVIDIA GPUs, while OpenCL has been
adopted by multiple GPU vendors, including AMD, Intel, and NVIDIA. Additionally, since the
same OpenCL can be executed on different processors, such as either the CPU or GPU, it is an ideal
choice for scenarios that support the ”write-once-run-anywhere (WORA)” programming model.
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2.3 Application Domains
To highlight the need for runtime specialization, we focus on applications that exhibit highly input-
dependent, time-varying runtime behaviors, such as graph applications. The performance of such
applications is difficult to predict statically and therefore they are prime candidates for runtime
specialization. We also include applications that exhibit uniform control-flow, regular memory-
access patterns with minimal synchronization, and therefore cater to GPU’s execution model,
such as Black-Scholes, Matrix-Multiply, and K-Means, as well as applications with
larger regions of serialized code that are better-suited to the CPU, such as Face-Detection,
Substring Finder, and Barnes-Hut, in order to demonstrate that our runtime frameworks
provide high performance to a diverse set of applications. Many of our workloads come from
NVIDIA CUDA SDK [74], AMD SDK [6], Parboil [44] and Rodinia [28] application suites.
We have also implemented existing state-of-the-art algorithms for graph applications, such as
BFS [43, 64] and Page-Rank.
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CHAPTER III
LYNX: A DYNAMIC INSTRUMENTATION SYSTEM FOR
DATA-PARALLEL APPLICATIONS ON GPU PLATFORMS
3.1 Introduction
Instrumentation is a technique of inserting additional procedures into an application to observe or
improve its behavior. Dynamic binary instrumentation involves inserting code at the instruction
level of an application while the application is executing. Such instrumentation offers opportuni-
ties for detailed low-level inspection such as register spilling, instruction layout, and code gener-
ated downstream from compiler optimization passes. It also offers the capability to attach/detach
instrumentation at runtime, thus selectively incurring potential overheads only when and where
instrumentation is required.
Although dynamic instrumentation has been proven to be a useful program analysis technique
for traditional architectures [68], it has not been fully exploited for GPU-based systems. This is in
part due to the vendor-specific instruction set architectures (ISAs) and limited tool-chain support
for direct modification of native binaries of GPUs.
Lynx is a dynamic binary instrumentation infrastructure for constructing customizable pro-
gram analysis tools for GPU-based, parallel architectures. It provides an extensible set of C-
based language constructs to build program analysis tools that target the data-parallel programming
paradigm used in GPUs. The highlights of Lynx’s design, therefore, are transparency, selectivity,
customization, and efficiency.
Transparency is achieved by inserting instrumentation at the Parallel Thread eXecution (PTX)
level [73], ensuring that the original CUDA applications remain unchanged. PTX is the virtual
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instruction set targeted by NVIDIA’s CUDA [74] and OpenCL [96] compilers, which implements
the Single-Instruction Multiple-Thread (SIMT) execution model. Furthermore, the instrumentation
generated with Lynx does not alter the original behavior of the application.
Selective instrumentation implies specification of the instrumentation that is needed and where
it should be inserted. With Lynx, instrumentation can be inserted at the beginning or end of kernels
and basic blocks, or at the instruction level. It is also possible to instrument only particular classes
of instructions.
Lynx makes such customization of instrumentation easy to do because the instrumentation
for data-parallel programs is specified and written with a subset of the C programming language,
termed C-on-Demand (COD). Further, the Lynx instrumentation APIs capture major constructs of
the data-parallel programming model used by GPUs, such as threads, thread blocks, and grids.
This results in a low learning curve for developers, particularly those already familiar with CUDA
or OpenCL.
Lynx provides efficient instrumentation by using a JIT compiler to translate, insert and opti-
mize instrumentation code. Additionally, the Lynx API supports the creation of instrumentation
routines specifically optimized for GPUs. An example is warp-level instrumentation, which cap-
tures the behavior of a group of threads as opposed to individual threads. By taking advantage
of the lock-step execution of threads within a warp, it becomes possible to reduce the memory
bandwidth costs incurred by instrumentation.
Lynx also provides portability by enabling support across several processor back-ends, includ-
ing various GPU vendors (e.g. NVIDIA, AMD, Intel) as well as across discrete and integrated
GPU platforms. Lynx’s highly modular design makes it amicable to extending support to different
intermediate representations (IRs) and GPU runtimes (e.g. OpenCL and CUDA). In its current
implementation, Lynx includes runtime support for both OpenCL and CUDA, and instrumenta-
tion support for NVIDIA’s Parallel Thread eXecution (PTX) [73], AMD’s Intermediate Language
(IL) [8], and LLVM [55] intermediate representations (IRs).
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In summary, the technical contributions of Lynx are as follows:
• A dynamic instrumentation system for GPGPU-based, parallel execution platforms that sup-
ports transparency, selectivity, customization, and efficiency.
• Implementation and design of a C-based language specification for defining instrumenta-
tion for data-parallel programs, which supports the construction of custom instrumentation
routines.
• Demonstration of the versatility and usefulness of the Lynx instrumentation system with
implementations of performance metrics applicable to GPGPU-based architectures.
• Evaluation of Lynx’s performance and instrumentation overheads for a variety of GPU work-
loads, specifically highlighting optimization opportunities on GPUs.
The experiments in this chapter were performed on a system with an Intel Core i7 running
Ubuntu 10.04 x86-64, equipped with an NVIDIA GeForce GTX 480, except for the experiment
comparing Lynx’s performance with Ocelot’s emulator, which was performed on an Intel Xeon
X5660 CPU machine equipped with an NVIDIA Tesla C2050, and the evaluation in Section 3.5.3,
which was done on an AMD Radeon HD 7770 GPU. Benchmark applications for experiments are
chosen from the NVIDIA CUDA SDK [74], the Parboil Benchmark Suite [44], and the Rodinia
Benchmark Suite [28].
3.2 Design and Implementation
In this section, we present a system overview of Lynx, followed with a detailed discussion on
Lynx’s run-time flow, using NVIDIA’s CUDA and PTX IR as driving examples. Note, however,
that the same concepts apply to instrumenting OpenCL applications running on either AMD GPUs
(with AMD IL) or Intel GPUs (with LLVM IR).
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3.2.1 System Overview
The Lynx instrumentation system provides the following new capabilities:
• A C-based language specification for constructing customized instrumentation routines
• A C-based JIT compilation framework, which translates instrumentation routines to a given
IR
• An instrumentation pass to modify existing kernels with generated instrumentation code
• Run-time management of instrumentation-related data structures
The Lynx system is comprised of an Instrumentation API, an Instrumentor, a C-on-Demand
(COD) JIT Compiler, a C-to-IR Translator, and a C-to-IR Instrumentation Pass. The system’s
implementation provides the following components: implementations of both CUDA and OpenCL
Runtimes, IR Parsers, IR-IR Transformation Pass Managers, and IR Translators, with support for
multiple backed targets.
We now describe how a CUDA application is instrumented with GPU Lynx. When a CUDA
application is linked with GPU Lynx, API calls to CUDA pass through Lynx’s CUDA Runtime,
which provides a layer of compilation support, resource management, and execution. The CUDA
application is parsed into PTX modules, consisting of one or more PTX kernels. If the application
is being instrumented, a C-based instrumentation specification is provided to the framework. The
Instrumentor serves as the run-time engine for generating the instrumented PTX kernel from the
C specification and the original PTX kernel, by enlisting the COD JIT Compiler, the C-to-PTX
Translator, and the PTX-PTX Transformation Pass Manager. The COD JIT Compiler produces
a RISC-based IR for the C specification and the C-to-PTX Translator generates equivalent PTX
instructions. The specification defines where and what to instrument, using the instrumentation
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Figure 4: Lynx’s run-time/execution flow, depicted with NVIDIA’s CUDA Runtime API and PTX
IR
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Pass Manager, inspects these specifiers and inserts the translated instrumentation PTX accordingly
into the original PTX kernel(s).
3.2.2 Execution Flow
Figure 4 illustrates Lynx’s execution/run-time flow in the context of CUDA applications. CUDA
applications compiled by nvcc are converted into C++ programs, with PTX kernels embedded as
string literals. When such a program links with our framework, the CUDA Runtime API function,
cudaRegisterFatBinary, parses these PTX kernels into an internal representation. The
original PTX kernel is provided as input to GPU Ocelot’s Pass Manager, together with the in-
strumentation PTX generated from the C code specification via the COD JIT Compiler and the
C-to-PTX Translator. The Pass Manager applies a sequence of PTX kernel transformations to the
original PTX kernel. A detailed discussion of the Pass Manager and PTX transformation passes
can be found in our earlier work [36].
A specific pass, C-to-PTX Instrumentation Pass, is implemented as part of the Lynx framework
to insert the generated PTX into the original PTX kernel, according to Lynx’s language specifica-
tion. The final output, the instrumented kernel, is prepared for native execution on the selected
device by the PTX Translator/Code Generator.
Since GPU Lynx implements the CUDA Runtime API as well, it enables the insertion of hooks
into the runtime system for managing resources and data structures needed to support instrumen-
tation. The Lynx framework utilizes this capability via the Instrumentor component. Its general
approach for managing instrumentation-related data for discrete GPUs is to allocate memory on
the device, populate the instrumentation-related data structures during kernel execution, and then
move the data back to the host, freeing up allocated resources on the device. For integrated GPUs,
memory is allocated across shared CPU-GPU buffers, eliminating the need for costly transfers for
instrumentation-related data structures.
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Table 1: A subset of the Lynx API
Function Name Description
globalThreadId Global thread identifier for the current thread.
blockThreadId Thread identifier for the current thread within its thread block.
blockId Thread block identifier for the current thread block within its grid.
blockDim Number of threads per thread block.
syncThreads Barrier synchronization within a thread block.
leastActiveThreadInWarp Determines the least active thread in the current warp.
uniqueElementCount Total number of unique elements in a given buffer of warp or half-warp size.
basicBlockId Returns the index of the current basic block.
basicBlockExecutedInstructionCount Total number of executed instructions in the current basic block.
3.3 Instrumentation with Lynx
The Lynx instrumentation API provides both relevant functions to perform instrumentation in a
data-parallel programming paradigm and instrumentation specifiers, which designate where the
instrumentation needs to be inserted. We first present an overview of the Lynx Instrumentation
API, followed by a description of three example instrumentation specifications. We end this sec-
tion with a discussion on the C-to-IR translator’s role in generating IR from the instrumentation
specifications.
3.3.1 Instrumentation API
Data-parallel kernels are executed by a tiered hierarchy of threads, where a collection of threads,
also known as a thread block, is executed concurrently on a single stream multiprocessor, or SM,
in NVIDIA terminology. Threads within a thread block execute in SIMT manner in groups called
warps. Therefore, the Lynx API at a minimum must capture the notions of thread, thread blocks,
warps, and SMs. Table 1 describes a subset of the Lynx API. The table also includes functions
such as basicBlockExecutedInstructionCount(), which represent attributes that are obtained via
static analysis of data-parallel kernels.
The instrumentation specifiers are defined as C labels in the language. They can be categorized
into four types: instrumentation targets, instruction classes, address spaces and data types. Table 2
captures all of the currently available specifiers in the Lynx instrumentation language.
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Table 2: Available specifiers in the Lynx API
Specifier Type Available Specifiers
Instrumentation
Target
ON KERNEL ENTRY, ON KERNEL EXIT,
ON BASIC BLOCK ENTRY,
ON BASIC BLOCK EXIT, ON INSTRUCTION
Instruction Class MEM READ, MEM WRITE, CALL, BRANCH,
BARRIER, ATOMIC, ARITHMETIC
Address Space GLOBAL, LOCAL, SHARED, CONST,
PARAM, TEXTURE
Data Types INTEGER, FLOATING POINT
Instrumentation target specifiers have a dual purpose. First, they describe where the instrumen-
tation needs to be inserted. For instance, instrumentation can be inserted at the beginning or end
of kernels, beginning or end of basic blocks, or on every instruction. Instrumentation is inserted
just before the last control-flow statement when inserting at the end of basic blocks or kernels.
Second, the instrumentation target specifiers serve as loop constructs. In other words, the instru-
mentation routine following the target specifier is applied to each and every kernel, basic block,
or instruction, depending on the target specifier. Note that if no instrumentation target is specified,
the instrumentation is inserted at the beginning of the kernel by default.
A user may only want to instrument certain classes of instructions, or only instrument mem-
ory operations for certain address spaces. For this reason, the Lynx API includes instrumentation
class and address space specifiers. The multiple address space notion is part of the memory hier-
archy model of data-parallel architectures. Threads may access data from various memory spaces,
including on-device and off-device memory units. Finally, data type specifiers are provided to
categorize arithmetic operations by integer and floating-point functional units.
3.3.2 Example Instrumentation Specifications
Figure 5 shows three example instrumentation specifications defined using Lynx’s instrumentation
language: a basic-block level instrumentation, an instruction level instrumentation and a kernel
level instrumentation. The instrumentation target specifiers are noted in each of the examples.
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Figure 5: Example Instrumentation Specifications
Dynamic instruction count is a basic-block level instrumentation that computes the total num-
ber of instructions executed, omitting predicated instructions that do not get executed. The instru-
mentation results are stored in the global address space of the device in a dynamically allocated
array, on a per-basic-block, per-thread-block, per-thread basis. The globalMem variable is globally
available to store instrumentation data. The actual allocation of this array takes place in the specific
instrumentor class that is defined for this metric.
The memory efficiency metric is an example of an instruction level instrumentation. For every
global load or store instruction, each thread within a thread block computes the base memory
address and stores it in shared memory via the sharedMem global variable. For NVIDIA GPUs,
a half-warp of 16 threads can coordinate global memory accesses into a single transaction. The
least active thread in a warp maintains a count of unique memory addresses for each half-warp, to
determine the total number of memory transactions required to satisfy a particular global memory
request, and increments the dynamic warp count.
Finally, the kernel runtime specification is a kernel level instrumentation that uses barrier syn-
chronization for threads, syncThreads, within a thread block and the clock cycle counter API,
clockCounter, to obtain the kernel run-time in clock cycles for each thread block. Since each
thread block gets executed on a single SM, the current SM identifier for each thread block, obtained
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via smId, is also stored in global memory.
3.3.3 C-to-IR Translator
The C-to-IR translator is responsible for parsing the C code specification and translating the RISC-
based C IR to the GPU-based IR. Toward this end, the C-to-IR translator walks through each C
IR instruction and emits equivalent GPU IR instructions. Special handling occurs for each of the
instrumentation specifiers. Since the specifiers are C-style labels, each label is converted to a basic-
block label as a place-holder in the generated GPU IR. All of the GPU IR instructions that belong
to the specifier become a part of a new translation basic-block. The C-to-IR instrumentation pass
then looks for these labels and inserts the corresponding instructions of that translation basic-block
into the designated location of the application IR kernel.
Although multiple instrumentation specifiers are allowed, each resulting in its own translation
basic-block, the current implementation does not prevent conflicts between the instrumentation of
different translation blocks. A possible solution is to enforce that each instrumentation is applied
individually to the application’s IR kernel as a separate instrumentation pass, effectively resulting
in a chain of instrumentation passes executed independently. We have left this implementation as
a future enhancement to our framework.
3.4 GPU-Specific Instrumentation
In this section, we discuss GPU-specific instrumentation and present common metrics for GPU-
based systems. We also present multiple methods for implementing the dynamic instruction count
metric.
3.4.1 Warp-Level Instrumentation
A warp-level instrumentation is one that focuses on the behavior of a warp, the collection of
threads physically issuing instructions on an SM during the same cycle, rather than the independent
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behaviors of each thread. Such instrumentation is sensitive to the way SIMD processors are utilized
as well as how memory requests are coalesced before issuing to DRAM. GPUs implement thread
divergence through implicit hardware predication; a bit mask stores the set of active threads within
a particular warp. Warp-level instrumentation typically involves a reduction query across particular
values computed by each thread in a warp. These could include conditional branch predicates,
memory addresses, or function call targets.
3.4.2 Performance Metrics for GPUs
3.4.2.1 Memory Efficiency
Memory efficiency is an example of a GPU-specific warp-level metric that characterizes the spatial
locality of memory operations to global memory. Global memory is the largest block of memory
in the PTX memory hierarchy and also has the highest latency. To alleviate this latency cost, the
PTX memory model enables coalescing of global memory accesses for threads of a half-warp into
one or two transactions, depending on the width of the address bus. However, scatter operations,
in which threads in a half-warp access memory that is not sequentially aligned, result in a separate
transaction for each element requested, greatly reducing memory bandwidth utilization. The goal
of the memory efficiency metric, therefore, is to characterize memory bandwidth utilization by
determining the ratio of dynamic warps executing each global memory dynamic instruction to the
number of memory transactions needed to complete these instructions. Memory efficiency for
several applications, obtained via Lynx’s instrumentation system, are presented in Figure 6.
The Lynx instrumentation system provides useful APIs to enable the creation of intricate warp-
level instrumentations. For example, for the memory efficiency metric, the base address of each
global memory operation is computed and stored for all threads in a thread block. If the base
address is the same for all threads belonging to a half-warp, then the memory accesses will be
coalesced. A single thread within a warp, determined by the leastActiveThreadInWarp
API, performs an online reduction of the base addresses written to a shared buffer by all threads
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Figure 6: Memory Efficiency
in the warp. The uniqueElementCount API, which is used to keep a count of unique base
addresses within a half-warp, determines the total number of memory transactions required for a
particular memory operation.
3.4.2.2 Branch Divergence
Branch divergence is another example of a warp-level metric. It provides insight into a fundamental
aspect of GPU performance, namely its SIMT execution model. In this model, all threads within
a warp execute each instruction in lock-step fashion until they reach a data-dependent conditional
branch. If such a condition causes the threads to diverge, the warp serially executes each branch
path taken, disabling threads that are not on that path. This imposes a large penalty on kernels with
heavy control-flow. The branch divergence metric measures the ratio of divergent branches to the
total number of branches present in the kernel for all SMs in the GPU, characterizing kernels with
control-flow.
We have implemented the branch divergence metric, using the Lynx instrumentation frame-
work, and present our findings in Figure 7.
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Figure 7: Branch Divergence
Although one might expect to observe an inverse relationship between branch divergence and
memory efficiency, less correlation is apparent in practice. Regions with frequent branches and
short conditional blocks may have a high incidence of branch divergence but quick re-convergence.
Warps executing in these regions consequently exhibit high SIMD utilization, as is the case with
Dct8x8. Memory instructions located in blocks of the program in which all threads have re-
converged therefore have high memory efficiency. Thus, SIMD utilization is more strongly corre-
lated with memory efficiency than the fraction of branches which diverge.
3.4.2.3 Kernel Runtime
The kernel runtime metric is useful in precisely measuring the time it takes for a kernel to execute
on a GPU. Although there are other methods for measuring kernel runtimes, such as via source-
level assertions, these require participation from the host-side, such as synchronization after the
kernel launch, for the measurements to be meaningful [94]. The use of instrumentation enables
polling hardware counters on the device to obtain kernel runtimes, which capture precise measure-
ments of multiple events within the execution of a single kernel without including latencies of PCI
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bus, driver stack, and system memory.
Our methodology for implementing kernel runtime involves capturing the runtime, in clock
cycles, for each thread block and its corresponding SM executing the kernel. This enables us to
determine whether the number of thread-blocks and corresponding workloads result in SM load
imbalance due to unequal distribution of work among all the thread-blocks for a given kernel. Such
fine-grained instrumentation provides useful insights into the GPU thread scheduler’s performance
via the degree of load balancing it is able to achieve. These insights in turn can provide useful
feedback for performance tuning by re-structuring applications, such as the number and size of
thread-blocks.
3.4.2.4 Dynamic Instruction Count
The dynamic instruction count metric captures the total number of instructions executed on a GPU.
We provide two distinct implementations for this metric. Our first implementation, counter-per-
thread instruction count, maintains a matrix of counters in global memory with one row per basic
block in the executed kernel and one column per dynamic PTX thread. As each thread reaches
the end of a particular basic block, it increments its counter index by the number of executed
instructions in that basic block. Counters of the same basic-block for consecutive threads are
arranged in sequential order to ensure that global memory accesses are coalesced.
Our second implementation is a warp-level instrumentation for the instruction count metric.
Since the counter-per-thread instruction count maintains a counter in global memory for every
dynamic PTX thread, it contributes a significant overhead in terms of memory bandwidth. To
reduce this overhead, we implement a counter-per-warp instruction count, where a counter in
global memory is maintained for every warp instead of every thread. As each warp reaches the
end of a basic block, the least active thread in each warp multiplies the active thread count for that
warp with the number of executed instructions in that basic block. This product is added to the
specific warp’s counter.
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We use our kernel runtime metric to measure runtimes for the ”most representative”, or the
longest-running, kernel with and without our two instruction count instrumentations for selected
applications in the CUDA SDK. Normalized runtimes for these kernels are presented in Figure 8.
Figure 8: Normalized runtimes of selected applications due to dynamic instruction count instru-
mentation.
The counter-per-warp implementation consistently outperforms the counter-per-thread instruc-
tion count. We attribute this to the lower memory bandwidth overhead resulting from a warp-level
instrumentation. However, in some cases, the difference between the two implementations is neg-
ligible, such as with BoxFilter and AsyncAPI, whereas in other cases, the difference is significant,
such as with ConvolutionSeparable and RecursiveGaussian.
We used NVIDIA’s Compute Profiler [75] to gain more insight into the L1 cache behavior of
these applications. Our findings indicated that the number of global load/store misses in L1 cache,
when compared to the number of cache misses with no instrumentation, was between 1.6-1.8×
greater for the counter-per-warp instruction count, and 3-4.5× greater for the counter-per-thread
instruction count, for the AsyncAPI and BoxFilter kernels. However, in the case of ConvolutionSep-
arable and RecursiveGaussian, the number of L1 cache misses for global operations was around
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3× greater for the counter-per-warp instruction count and almost 9× greater for the counter-per-
thread instruction count. This lends us to believe that certain kernels are more bandwidth-sensitive
than others, and for such kernels, the performance gain from the counter-per-warp instrumentation
versus the counter-per-thread approach is likely to be more significant.
3.5 Evaluation
We first provide a comparative analysis of Lynx with existing GPU profiling tools, such as NVIDIA’s
Compute Profiler/CUPTI [75,76], and GPU Ocelot’s emulator. We then look at both the impact of
dynamic compilation and the increases in execution times for instrumented kernels, to evaluate the
performance of Lynx.
3.5.1 Comparison of Lynx with Existing GPU Profiling Tools
As noted earlier, the core highlights of Lynx’s design include transparency, selectivity, and cus-
tomization. We look at these as well as other features that distinguish Lynx from NVIDIA’s profil-
ing tools and GPU Ocelot’s emulator. A comparative summary is presented in Table 3.
Lynx provides online instrumentation of applications transparently, i.e. without source code
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modifications. Although NVIDIA’s Compute Profiler also provides transparency, the performance
counters of interest need to be configured prior to the application run and cannot be modified dur-
ing the execution of the application. Lynx, however, does not require pre-configuration of metrics.
As a result, integrating Lynx with online optimizers, such as kernel schedulers or resource man-
agers, is transparently feasible. Additionally, Lynx can attach/detach instrumentation at run-time,
selectively incurring overheads only when and where instrumentation is required. This capability
is not supported by NVIDIA tools.
Lynx also provides the complementary capabilities of selective and comprehensive online pro-
filing. Users can profile applications at different granularities, such as on a per-thread, per-warp,
per-thread-block, or per-SM basis, or can profile all threads for all SMs to capture the complete ker-
nel execution state. NVIDIA tools, however, only provide data for a restrictive set of SMs [75,76].
This limitation results in possible inaccuracy and inconsistency of extrapolated counts, since the
data depends on the run-time mapping of thread blocks to SMs, which can differ across multiple
runs [75]. It also restricts what one can do with these tools. For example, the thread-block runtimes
to SM mappings, implemented via Lynx, informs programmers of potential SM load imbalance.
Such fine-grained analysis of workload characterization cannot be obtained by existing NVIDIA
tools.
Another distinguishing feature of Lynx is the support for customized, user-defined instrumen-
tation routines, using a C-based instrumentation language. NVIDIA’s Compute Profiler/CUPTI
provide a specific pre-defined set of metrics to choose from for specific generations of GPUs. User
defined instrumentation is not supported. As a result, the memory efficiency metric cannot be ob-
tained by existing NVIDIA tools for NVIDIA GPUs with compute capability 2.0 or higher [75,76].
NVIDIA tools also do not allow certain counter values to be obtained simultaneously in a single
run, such as the divergent branch and branch counters. This can skew results as multiple
runs with likely different counter values may be required to obtain a single metric, such as branch
divergence. Lynx, on the other hand, supports simultaneous profiling of multiple metrics in a single
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run.
Figure 9: Slowdowns of selected applications’ execution on Intel Xeon X5660 CPU via Ocelot’s
emulator vs execution on NVIDIA Tesla C2050 GPU via Lynx for the memory efficiency metric
Although the Ocelot emulator has most of the capabilities Lynx provides, a core limitation of
the emulator is native device execution. Since applications in emulation mode do not run on the
GPU, the emulator is unable to capture hardware-specific behaviors and results in being orders
of magnitude slower. Figure 9 presents slowdowns of a subset of applications’ execution on an
Intel Xeon X5660 CPU with hyper-threading enabled (via Ocelot’s emulator) versus execution
on NVIDIA’s Tesla C2050 GPU (via Lynx) for the memory efficiency metric. Applications with
short-running kernels were purposely chosen for this experiment since longer-running kernels were
prohibitively slow on the emulator.
3.5.2 Performance Analysis of Lynx
3.5.2.1 JIT Compilation Overheads
When using a JIT compilation framework, the compilation time is directly reflected in the appli-
cation’s runtime. To characterize overheads in each step of the compilation pipeline, we divide
the total runtime into the following categories: parse, instrument, emit, moduleLoad, and execute.
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Parse is the time taken to parse the PTX module. Instrument measures all the various tasks neces-
sary to insert the instrumentation into the application, namely, parsing the C specification, lowering
it to the COD IR, translating the IR to PTX, and invoking the pass manager to apply the instrumen-
tation pass over the original kernels. Emit is the time spent in GPU Ocelot’s PTX emitter, while
moduleLoad measures the time spent loading the PTX modules into the CUDA driver. Finally,
execute refers to the execution time of the kernels on the GPU.
Figure 10 shows the compilation overheads for several applications instrumented with the
counter-per-thread instruction count metric (see Section 3.4.2.4). This metric was chosen be-
cause the extent of static code expansion is proportional to the kernel size. The selected benchmark
applications show a considerable range of static kernel sizes, ranging from applications with a sin-
gle, small kernel, such as MatrixMul, to those with many, small and medium-sized kernels, such
as TransposeNew and pns, to a single, large kernel, such as tpacf.
Figure 10: Compilation overheads for selected applications from the CUDA SDK and Parboil
benchmark suites, instrumented with dynamic instruction count
The results indicate that the instrument overhead is consistently less than the overhead associ-
ated with parsing the module but is generally more than the overheads associated with emitting and
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Figure 11: Slowdowns of selected applications due to kernel runtime, dynamic instruction count,
and branch divergence instrumentations.
loading the module. Additionally, for applications that either have many small or medium-sized
kernels, such as RecursiveGaussian and pns, or have a single, large kernel, such as tpacf, most
of the time is spent in executing the kernels on the GPU. This indicates that for longer-running
applications, Lynx’s JIT compilation overheads are either amortized or hidden entirely.
3.5.2.2 Instrumentation Dynamic Overhead
As shown in the previous evaluation, most of the overhead of instrumentation for longer-running
applications is due to executing the instrumented kernels. In this section, we evaluate the overhead
of our instrumentation routines on kernel execution times.
Figure 11 presents slowdowns from three instrumentations: kernel runtime, dynamic instruc-
tion count, and branch divergence. The kernel runtime metric presents an average slowdown of
1.1×, indicating a minimal impact on performance. This is expected since only a few instructions
are added to the beginning and end of kernels to perform barrier synchronization and obtain the
clock cycle count for all threads in a thread block.
The dynamic instruction count instrumentation incurs both memory bandwidth and compu-
tation overheads for every basic block. Therefore, applications with few compute-intensive but
potentially large basic blocks, such as BicubicTexture, BlackScholes, and Transpose, experience
the least slowdown since memory access costs are amortized. Applications with several short
basic blocks, such as mri-fhd and mri-q, exhibit a much larger slowdown (over 4×). Although
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Mandelbrot and QuasirandomGenerator have a mixture of large and small basic blocks, these two
applications exhibit the largest slowdown due to the large number of predicated instructions in
their kernels. The dynamic instruction count only takes into account instructions that are actually
executed. As a result, for every predicated instruction in the kernel, this instrumentation checks
whether the predicate is set for each thread to determine if the instruction count needs to be incre-
mented. Consequently, applications that have a large overhead due to branch divergence instru-
mentation also exhibit a significant slowdown from the dynamic instruction count instrumentation
since both of these instrumentations are impacted by the existence of predicated instructions.
Slowdown due to branch divergence varies from as low as 1.05× (ConvolutionTexture) for
some applications to as high as 15× (QuasirandomGenerator) for other applications. This instru-
mentation depends on the number of branch instructions present in the kernel. Hence, applications
that exhibit significant control-flow, such as Mandelbrot and QuasirandomGenerator, incur the
largest performance penalty from this instrumentation while those with little to no control-flow,
such as BicubicTexture and ConvolutionTexture, incur the least penalty.
Figure 12 shows slowdowns of various applications due to the memory efficiency instrumenta-
tion.
Once again, we see that certain applications achieve minimal slowdown from this instrumen-
tation while others exhibit slowdowns as high as 30-48×. Since this instrumentation only checks
for global memory operations, applications with few global memory operations, such as Bicu-
bicTexture and ConvolutionTexture, exhibit the least slowdown. However, applications with many
global memory operations, such as AlignedTypes, QuasirandomGenerator and pns, pay a large
performance penalty. Memory efficiency is the most compute-intensive instrumentation we have
implemented, with a notable memory bandwidth demand as well. These factors contribute to its
high overhead. However, this overhead is to be weighed against the value of information provided
by metrics enabled by this type of instrumentation, which is not available via vendor tools. Fur-
ther, as shown in Figure 9, evaluating such metrics can take several orders of magnitude more time
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Figure 12: Slowdowns of selected applications due to memory efficiency instrumentation.
using an instruction set emulator.
3.5.3 Optimizing Instrumentation Performance
Certain optimizations can lower the overhead costs of instrumentation. This section describes the
information flow analysis used in our framework [38] to reduce the runtime overheads associated
with instrumentation, specifically with warp or wavefront-level instrumentation. The primary in-
sight used is that with warp-level metrics, it is critical to identify the program points where thread
divergence occurs. This is because basic blocks that exhibit uniform control flow can be easily and
more efficiently analyzed via symbolic execution, thus obviating the need to instrument them. By
identifying divergent basic blocks, therefore, one can apply instrumentation selectively, thus incur-
ring overheads only where needed. The outcome is an overall reduction in the runtime overheads
associated with instrumentation.
The Lynx framework uses a form of information flow analysis, known as taint analysis [70],
to track causal dependencies between control-flow instructions and the special registers that keep
information about the current thread index. In this analysis, all basic blocks that are branch targets
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to conditions dependent on the current thread index are marked as tainted. These basic blocks
are identified as possibly exhibiting thread divergence, and thus require instrumentation to ensure
precise results. All other basic blocks may be evaluated symbolically.
Our process of performing taint analysis is as follows. We first construct a computation tree.
In a computation tree, each node represents the execution of a control-flow statement, such as an if
statement or the condition of a loop construct, and each edge represents the execution of a sequence
of non-conditional statements. As such, a computation tree’s edges are representative of its basic
blocks. Once a computation tree has been constructed, it is then possible to inspect each node to
determine whether it has a reference to the current thread index. If this is the case, the basic blocks
represented by the outgoing edges of that node are marked as tainted, as they may exhibit divergent
control flow.
func 1028 ; nbody_sim                                 
mov r65, tid 
ishl r65.x___, r65.x, l12 
iadd r66.x___, r1.x, r65.x 
. . . 
ilt r67.x___, r1.z, l13 
if_logicalnz r67.x 
mov r67, l14 
mov r68.x___, l14 
else 
mov r67, l14 
mov r68.x___, l14 
whileloop 
ishl r69.x___, r68.x, l12 
iadd r70.x___, r1.x, r69.x 
. . . 
iadd r67, r67.xy0w, r69.00z0 
iadd r69.x___, r68.x, l15 
ilt r69.x___, r69.x, r1.z 




ilt r69.x___, r68.x, r1.z 
if_logicalnz r69.x 
mov r74.x___, l18 
whileloop 
ishl r69.x___, r68.x, l12 
. . . 
iadd r67, r67.xy0w, r69.00z0 
iadd r68.x___, r68.x, l26 





mov r68, r1.w 





if (r68.x < r1.z) 
if (r1.z < l13) 
r68.x = r68.x + l26 
r68.x = l14 
r69.x = r68.x + l15 
r69.x = (r69.x<r1.z) 
if (r69.x == 0) 
r68.x = l14 
r68.x += l25 










Figure 13: Computation Tree for the NBody Kernel
To illustrate the process, Figure 13 depicts the AMD IL code snippet and the corresponding
computation tree for the NBody kernel. For purposes of clarity, we have replaced the identifiers of
the special registers holding the current thread index with a tid variable.
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if (r76.x < l13) 
r76.x = r76.x + l31 
if (r76.x < l32) 
r72.x = l16 
if (r72.x > tid) 
if (l16 < r72.x) 
if (r80.x < r72.x) 
r80.x = r80.x + l12 
r76.x = l16 
. . . . . . 
r72.x = l16 
r80.x = l16 
if (r72.x < l32) 
r72.x = r72.x + l17 
ret_dyn 
Figure 14: Computation Tree for the LUD Diagonal Kernel
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As can be seen from NBody’s computation tree, none of the nodes have references to the tid
variable, thus indicating that this kernel has uniform control flow and can be analyzed entirely
via symbolic execution. In Figure 14, we show the computation tree of another kernel, the LUD
diagonal kernel from Rodinia’s LUD implementation [28]. In the case of this kernel, certain parts
of the computation tree are dependent on the tid variable, while others are not. The basic blocks
dependent on tid (outlined in the figure) are analyzed via instrumentation, while the remaining
ones are analyzed symbolically. We show in our evaluation that our selective instrumentation
approach gives us significant reductions in kernel runtime overheads.
3.5.3.1 Symbolic Execution
Symbolic execution [91] is a technique for evaluating a program path-by-path, given its inputs.
If all inputs to a program are known prior to execution, it is possible to evaluate each path in
the program using concrete input values and determine the precise number of times each basic
block is executed. This technique is called concolic (concrete and symbolic) execution [93]. Since
the GPU programming model requires kernel arguments and data to be explicitly set on the GPU
prior to kernel execution, one can use concolic execution to analyze GPU kernels. However, in
the presence of hundreds of threads and possible thread divergence, concolic execution becomes
infeasible. Therefore, by identifying sections of the kernel that exhibit uniform control-flow, one
can concolically execute such sections under the assumption that a single thread is executing the
code, and simply multiply the total number of executed instructions by the number of threads
in the grid. Since concolic execution requires only the evaluation of control-flow instructions
and instructions that the control-flow operations depend on, it is more efficient than dynamically
instrumenting such code, which incurs per-wavefront overhead in terms of both memory bandwidth
and computation. Further, instrumentation imposes added runtime overheads due to the dynamic
generation of an updated binary comprised of the instrumented kernels. Note, however, that a
possible contributor to high overhead with concolic execution is loop unrolling. With concolic
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execution, loop conditionals are continually evaluated until the loops are completely unrolled.
However, in all the kernels we evaluated for this study, the overhead from loop unrolling was
insignificant.
3.5.3.2 Evaluation of Instrumentation Overheads
We demonstrate the benefits of combining symbolic execution with dynamic instrumentation in
reducing kernel runtime overheads, and also show that symbolic execution for non-divergent code
is much more efficient than runtime instrumentation.
All experiments for this section are performed on a system with an Intel Core i7 running Ubuntu
12.04 LTS x86-64, equipped with an AMD Radeon HD 7770 GPU. Benchmark applications for
experiments are chosen from the AMD OpenCL SDK [6] and the Rodinia Benchmark Suite [28].
Seven applications are used in this study, described in Table 4. They are selected to ensure good
coverage in terms of control-flow irregularity, since the approach using symbolic execution is de-
pendent on the presence of control-flow regularity. Consequently, the selected applications (1) have
no control-flow statements (MatrixTranspose, FastWalshTransform), (2) have uniform control-flow
(NBody), (3) have mostly divergent code (Reduction, BitonicSort), and (4) have both divergent and
uniform code sections (LUD).
Table 4: Benchmark applications evaluated for instrumentation overheads
Benchmark Domain Source
Bitonic Sort Sorting AMD SDK
FastWalsh Transform Signal Processing AMD SDK
LUD (diagonal kernel) Linear Algebra Rodinia
Matrix Transpose Linear Algebra AMD SDK
Nearest Neighbor Data Mining Rodinia
NBody Simulation Physics AMD SDK
Reduction Sorting AMD SDK
Figure 15 presents the kernel runtime overheads that result from applying dynamic instrumen-
tation to all kernels, vs. selectively instrumenting kernel code based on information flow analysis
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and symbolic execution. We took an average of ten runs for each kernel, with and without each
instrumentation, and the final overhead results are averaged for both of the two GPU metrics we
implemented, activity factor and memory intensity. Given that both activity factor and memory
intensity are warp-level and counting-based instrumentations, the overheads for each of them fol-
lowed the exact same trend for all of our application kernels.
Note that the kernel runtime slowdown for three of the seven kernels, namely FastWalshTrans-
form, LUD, and NBody, are quite high, ranging from 8-24×. This high overhead is attributed to
the presence of many, small dynamic basic blocks in these kernels. Since both activity factor and
memory intensity metrics contribute per-basic block overhead in terms of memory bandwidth and
computation, kernels with a large number of dynamic basic blocks exhibit a larger slowdown. In
addition, we believe that our implementation of these metrics also contributes to the high slow-
down associated with dynamic instrumentation of all kernels in general. Due to the lack of special
instructions that can provide us with wavefront-level information in the AMD IL, we chose to use
atomics and memory barriers on local memory to obtain this data. We went with a non-optimal im-
plementation choice because the HSA IL, which will replace the AMD IL for future AMD systems,
has support for such intrinsics. Therefore, with HSA IL, we no longer will need to rely on atomic
and barrier operations to implement these metrics. Note that irrespective of the implementation
details of the instrumentation, the program analysis techniques we present in this work to perform
more fine-grained instrumentation of GPU kernels are orthogonal and complementary in reducing
the overheads. The take-away is that dynamic instrumentation always has some runtime overhead
associated with it, so any technique that can help reduce or eliminate the need for instrumenta-
tion altogether, while precisely characterizing the desired runtime behavior of the application, is
beneficial.
As expected, kernels that have either uniform or no control-flow (i.e., BitonicSort, Matrix-







































































Dynamic Instrumentation + Symbolic Execution
Figure 15: Kernel Runtime Slowdown due to Instrumentation
is because these kernels are evaluated entirely via symbolic execution. NBody and FastWalsh-
Transform benefit most from symbolic execution, because not only do these kernels have uniform
control-flow, but they also have a large number of dynamic basic blocks. Since the activity factor
instrumentation operates at basic-block level, kernels with many short basic blocks pay a higher
runtime price than those with a few large basic blocks. MatrixTranspose, BitonicSort, and Near-
estNeighbor fall into the latter category.
Both Reduction and LUD have a combination of divergent and uniform code segments. How-
ever, the benefit of symbolic execution is much greater for the LUD kernel than the Reduction
kernel. This correlates directly with the extent of divergent code present in these kernels. LUD has
a good mix of divergent and uniform code segments while Reduction has a much larger divergent
code section, with only a few instructions that fall in the non-divergent code section. As a result,
we are able to symbolically execute more of the LUD kernel versus the Reduction kernel. Note that
despite the LUD kernel having a more substantial uniform code segment than the Reduction kernel,
it is still smaller than its divergent code section. Nevertheless, we are still able to get almost a 38%




Pin [62] is a dynamic instrumentation system for CPU application binaries that supports multiple
CPU architectures, such as x86, Itanium, and ARM. Just like Pin, Lynx also supports the creation
of portable, customized program analysis tools. However, unlike Pin, Lynx targets data-parallel
applications and enables the execution of such programs on heterogeneous back-end targets, such
as GPUs and multi-core CPUs.
NVIDIA’s Compute Visual Profiler [75], CUDA Profiling Tools Interface, CUPTI [76], and
AMD’s CodeXL [7] were released to address the profiling needs of developers of GPU compute
applications. Each provides a selection of metrics to choose from by reading performance counters
after applications have run. CUPTI enables the creation of profiling tools for CUDA applications
via APIs that perform source code interjection. Although in some cases these utilities provide
similar information that can be obtained via GPU Lynx, none of them support the ability to insert
customized, user-defined instrumentation procedures, nor support selective online profiling. For
example, with our framework, users can profile applications at different granularities, such as on
per-thread, per-wavefront, per-thread-block, or per-core basis. Further, as discussed in this work,
our framework allows for fine-grained instrumentation of selective code sections. Finally, since our
framework supports the ability to toggle profiling on and off while the application is running, we
can support online, profile-driven optimizations, code transformations, and resource management
policies.
The TAU Performance System [94] provides profiling and trace analysis for high-performance
parallel applications. TAU, however, relies on source instrumentation and library wrapping of the
CUDA Runtime/Driver APIs to obtain measurement before and after CUDA API calls via call-
backs or events. TAU also does not offer the flexibility to end-users to define their own customized
instrumentation routines and relies heavily on the device manufacturer to provide support for events
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and callbacks. Furthermore, unlike TAU, by obtaining kernel execution measurements via Lynx’s
dynamic instrumentation system, there is no participation needed from the host to perform the
GPU-related measurement.
GPU simulators and emulators [14, 30, 51], visualization tools built on top of such simula-
tors [10], and performance modeling tools [13, 105] are generally intended for offline program
analyses to identify bottlenecks and predict performance of GPU applications. Many metrics of
interest typically obtained through simulation may also be obtained through instrumentation, par-
ticularly those metrics reflecting application behavior. Thus, Lynx is one viable tool to drive re-
search efforts such as the aforementioned. Hardware interactions may also be observed through
instrumentation, provided care is taken to avoid perturbing the very effect being measured. With
Lynx’s selective and efficient profiling tools, the same levels of detail can be captured while na-
tively running applications on the GPU, achieving notable speedups over CPU execution.
Sophisticated program analysis techniques for GPU computing have been studied extensively
in dynamic compilation frameworks, such as GPU Ocelot [33], and code generation frameworks,
such as Caracal [34] and [40]. GPU Ocelot [33] is a dynamic compilation framework designed
to map the explicit data-parallel, GPU execution model onto multi-threaded, many-core x86 pro-
cessors, leveraging the Low Level Virtual Machine (LLVM) [55] code generator. Grewe et al. [?],
on the other hand, designed a code generation framework to automatically generate OpenCL code
from data-parallel OpenMP GPU programs. These works make use of intricate program analysis
techniques. To the best of our knowledge, our work is the first to apply information flow analysis
and symbolic execution to develop a more efficient instrumentation framework.
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3.7 Chapter Summary
This chapter presents the design and implementation of Lynx, a dynamic instrumentation tool-
chain that provides selective, transparent, customizable and efficient instrumentation for GPU com-
puting platforms. Lynx’s goal is to facilitate the creation of binary instrumentation tools for data-
parallel execution environments, a novel capability that no existing tool available to the research
community provides. Auto-tuning and optimization tools can be built on top of Lynx’s dynamic
instrumentation engine to improve program performance at runtime. The online feedback capa-
bility provided by Lynx also makes it a viable candidate to drive run-time resource management
schemes for high-performance GPGPU-based clusters. Monitoring and execution analysis tools
can be integrated with Lynx to run natively rather than on a simulator, achieving several orders
of magnitude speedup. Furthermore, Lynx enables the creation of correctness checking tools that




MANAGEMENT ON INTEGRATED CPU/GPU PLATFORMS
4.1 Introduction
Rapid, predictive data analytics, including graph analysis, are important techniques in social, sci-
entific, and retail industries. This has given rise to extensive work on efficiently running such
applications on today’s server systems– new techniques for algorithm parallelization and graph
partitioning [58, 61], specialized machine learning and graph frameworks [71], and runtime sup-
port to accelerate analysis using GPU platforms [16, 88, 102].
To this body of work, we contribute new methods for accelerating graph applications on next
generation servers with integrated GPUs [4]. Integrated GPUs are power-efficient and can di-
rectly access the same large volumes of main memory as those used by CPUs. This direct access
increases the memory available for storing data, avoids costly data movement between host and
GPU memories, and enables fine-grained resource sharing between CPU and GPU devices. The
importance of integrated CPU-GPU processors is evident from the recent rise in micro-servers, a
market favoring energy efficiency, where e.g., HP’s Moonshot servers accelerate hosted desktops
using low power AMD Opteron processors (11W TDP) and integrated Radeon graphics [3].
There are substantial technical challenges that need to be addressed before applications can
benefit from integrated GPU platforms:
1. Device-application match. GPUs benefit compute-intensive applications that feature minimal
synchronization, uniform control flow, and regular memory access patterns. Applications exhibit-
ing large regions of serialized code or irregular control-flow are better suited to the CPU’s execution
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model. As shown in Figure 16, regular, compute-intensive applications like Black-Scholes (BS)
and K-Means (KM) exhibit 5-23× speedup on the GPU over the CPU, while irregular applications
like Page-Rank (PR) can be up to 3× faster on CPUs, compared to GPUs, for certain inputs. There-




























Figure 16: Kernel runtime speedup on GPU versus multi-core CPU execution for selected work-
loads.
2. Input-dependent, irregular workloads. The performance of applications with input-dependent
and irregular runtime behavior is difficult to predict statically, with graph algorithms, such as
Breadth-First Search (BFS) and Page-Rank (PR), being classic examples. This behavior is high-
lighted in Figure 17, which depicts GPU-level thread activity factor across BFS iterations for two
distinct input graphs, LiveJournal social network and Italy street network. Activity fac-
tor [51] is a runtime metric measured as a percentage of threads actively performing computation
over the total number of available threads. Activity factor on LiveJournal exhibits significant
variance across runs, while it is relatively constant for the Italy road network. Interestingly,
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BFS on LiveJournal has poor performance on GPUs (Figure 16), compared to the Italy
graph. Unfortunately, achieving high performance on heterogeneous architectures today involves
effort-intensive tuning for each input and manual evaluation of alternative code versions for the
best performance. Luminar, on the other hand, uses fine-grained runtime metrics, such as activity
factor, to choose an alternative code version, seamlessly and transparently at runtime, to improve

















LiveJournal Italy Road Network
Figure 17: Thread activity varies widely across BFS iterations on two distinct graphs: LiveJournal
social graph, and Italy street network.
3. Memory contention. Integrated GPUs share the same physical memory with the CPU. While
shared memory reduces data transfer overheads and offers fine-grained opportunities for resource
sharing, it also exposes applications to potential contention issues. In multi-user settings, memory
contention can degrade performance of co-scheduled memory-bound applications. For example,
when co-executing memory-bound kernels on the CPU and GPU devices, workloads can exhibit
as much as 60% performance degradation (Section 4.3.2).
Prior work has tackled some of these issues in isolation, primarily for discrete GPUs (GPUs
attached externally via PCIe). For example, static profiling and empirical auto-tuning have been
used for CPU-GPU scheduling [46, 78, 83], and to characterize applications [14, 30, 51]. Online
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profiling has been used when running a single application across CPU and GPU cores [47], but
these techniques do not address challenges posed by irregular, input-driven applications, and the
memory contention [65] in integrated GPUs.
We present Luminar, the first system to use runtime measures for improving application per-
formance on integrated GPUs. It offers particular benefits to irregular, input-dependent workloads
like graph applications. Luminar makes the following technical contributions:
• Dynamic instrumentation inserts code snippets into the application execution path at run-
time, to gain insights into runtime application behavior. Fine-grain metrics characterizing
applications include (i) activity factor, which captures GPU-level thread activity, and (ii)
memory intensity, which captures memory usage patterns. Low overheads are achieved by
the use of selective instrumentation, and time-varying runtime behavior is handled by con-
tinuous, repeated profiling.
• Runtime resource management, guided by dynamic application metrics, automatically deter-
mines which application codes are run where – on CPUs vs. GPUs – without user interven-
tion, tuning, or similarly cumbersome developer actions.
• Extensive experimental studies, driven by real applications and data sets, evaluate both the
performance and energy efficiency of integrated GPU platforms, demonstrating the effective-
ness of dynamic instrumentation and runtime resource management in improving application
performance and system throughput.
Our evaluation shows promising results when Luminar’s approach is applied to irregular work-
loads such as graph applications. Luminar can use instrumentation-driven profiling to select the
best GPU code version among multiple code variants for a given input graph, achieving 40% to
2× performance improvement over a static choice of a particular implementation. In addition, Lu-
minar determines device affinity (CPU vs. GPU) for distinct input graphs, dynamically assigning
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work to the preferred device. The outcome is a device-affinity, contention-aware scheduling that
improves the performance of applications running concurrently on CPU and GPU cores. With this
scheduler, Luminar gains 21-81% in system throughput and 3-60% in energy efficiency compared
to the best baseline policy.
4.2 Luminar Overview
Luminar uses dynamic instrumentation to perform profile-guided optimizations and drive schedul-
ing decisions on integrated GPUs. Unlike discrete GPUs, which transfer data between CPU and
GPU via an external bus like PCIe, integrated GPUs have the CPU and GPU on a single die and
share the same physical memory.
Application







Figure 18: Luminar Architecture
Figure 18 provides an architectural overview of Luminar’s four primary components– a CPU-
GPU Scheduler, an Instrumentor, a Code Store, and a Code Selector. Applications interface with
Luminar’s runtime using the API shown in Listing 4.1. Luminar’s API leverages the OpenCL
runtime to provide cross-platform support for executing computations across heterogeneous plat-
forms. Luminar maintains a single OpenCL context for both CPU and GPU devices, and a separate
command-queue for each device. The Luminar API allows end-users to register their applications
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with the runtime. This gives Luminar’s runtime complete control over dispatching work and trans-
ferring data between heterogeneous devices, without requiring any programmer intervention or
even rebuild of application binaries. Luminar uses the Code Store to archive the original and in-
strumented kernel binaries, in order to avoid compilation overheads when the same application is
executed multiple times.
Listing 4.1: Luminar API
/* Applications register kernels and I/O buffers. Original and
instrumented kernel binaries are generated and saved for future use.
*/
void registerKernel(string kernelId)
void registerBuffer(string bufferId, cl_mem_flags flags, cl_int size,
void *hostPtr);




/* Applications specify unique kernel-input ids when acquiring and
releasing devices. Luminar assigns the appropriate device queue to
the application, based on its profile. */
void acquireDevice(string kernelId, string inputId, cl_command_queue *
queue);
void releaseDevice(string kernelId, string inputId, cl_command_queue *
queue);
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When a kernel has to be executed, Luminar invokes the CPU-GPU Scheduler to map the appli-
cation on either the CPU or GPU. The scheduler uses the online profile of the kernel to determine
suitability of running the application on the CPU versus the GPU. Next, the scheduler uses the
runtime state of the device to determine when the application should be scheduled on the chosen
device (CPU or GPU). If the particular kernel profile does not exist or is out-dated, the Instru-
mentor selectively instruments the kernel code and measures the application’s runtime behavior on
the GPU. Kernel profiles are maintained as a JSON dictionary, and are updated continuously, at
repeated intervals, to accommodate time-varying runtime behaviors.
The Code Selector provides the ability to further perform application-specific acceleration. It
can take additional user-specified actions based on the kernel profiles. To demonstrate its viability,
we have implemented a Code Selector for the Breadth-First Search (BFS) application. It dynami-
cally chooses the best GPU kernel code between two state-of-the-art BFS implementations, based
on the application’s thread activity on the GPU. In this implementation, the end-user is responsible
for registering multiple kernel implementations with Luminar.
4.3 Dynamic Instrumentation
Luminar performs dynamic instrumentation via an existing open-source library – GPU Lynx [35],
which embeds into kernels instrumentation code to measure customized, user-defined metrics.
Such runtime instrumentations can be used for debugging, correctness checking, and profile-driven
optimizations. For this work, we implement a runtime that provides the following features: (i) an
OpenCL interposer that integrates with GPU Lynx to make instrumentation transparent to the
applications, (ii) compiler passes to insert instrumentation for two runtime metrics, activity factor
and memory intensity, and (iii) a modified instrumentation engine to selectively instrument only a
subset of the wavefronts and specific basic blocks in a kernel. Thread divergence, measured by
activity factor, and memory bandwidth, measured by memory intensity, are known performance
limiters on the GPU. Therefore, Luminar uses these two metrics to make intelligent scheduling
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decisions at runtime. With these new capabilities, Luminar provides online, transparent, and low

















Figure 19: Luminar’s Instrumentor Component
Figure 19 shows Luminar’s instrumentation framework. The instrumentation metric specifica-
tion is provided to the system along with the original application kernel. The specification defines
where and what to instrument. Instrumentation can be defined at the kernel level, basic block level,
or the instruction level.
Luminar’s OpenCL Interposer orchestrates the generation of the final instrumented kernel by
enlisting the Selective Instrumentor and GPU Lynx’s IR-IR (intermediate representation) trans-
formation pass manager. The Selective Instrumentor refines the original instrumentation metric,
specifying a subset of wavefronts and basic blocks as candidates for instrumentation.
Two instrumentation metrics are implemented for this work, activity factor [51] and memory
49
intensity [51]. These metrics characterize an application’s GPU affinity and its memory bound-
edness, respectively. Luminar generates kernel profiles based on these metrics at runtime. As
application characteristics may depend on input data, Luminar generates application profile for
each distinct pair of application kernel and input. In other words, if the same kernel is executed
with K distinct inputs, there are K distinct profiles for that kernel.
Listing 4.2: Instrumentation Specification
ON_BASIC_BLOCK_ENTRY:
uint wid = get_global_id(0)/WAVEFRONT_SIZE;
uint tid = get_local_id(0);
actTid = getActiveThreadInWavefront();
activeThreadCount = activeThreadsInWavefront();
if(tid == actTid && wid % N == 0) {
uint offset = (wid/N)*2;
/* counters for activity factor metric */
instBuffer[offset] += activeThreadCount * basicBlockSize();
instBuffer[offset+1] += WAVEFRONT_SIZE * basicBlockSize();
/* counters for memory intensity metric */
instBuffer[offset+2] += activeThreadCount * memOpsInBasicBlock();
instBuffer[offset+3] += activeThreadCount * basicBlockSize();
}
Listing 4.2 depicts sample instrumentation for activity factor and memory intensity, occurring
at the basic block level and focused on the behavior of a wavefront rather than of independent
threads. A wavefront, in OpenCL terminology, is the smallest schedulable unit on a GPU core.
Threads within a wavefront execute the same instruction in lockstep fashion.
To calculate activity factor and memory intensity, instrumentation code is inserted at the begin-
ning of each basic block to obtain the active thread count in each wavefront. The instrumentation
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Table 5: Selected workloads for Luminar
Workload Description
BS Black-Scholes on 200 M options
KM K-Means on 20 M, 10-dim points, 50 centers
ST Stencil, 100 iterations on 512x512x64 grid
BFS-LJ BFS on LiveJournal graph (N=5 M, E=69 M)
BFS-HT BFS on Higgs-Twitter graph (N=0.45 M, E=15 M)
BFS-NT BFS on NLPKKT160 graph (N=3.5 M, E=110 M)
BFS-IT BFS on Italy road graph (N=6.7 M, E=7 M)
BFS-BE BFS on Belgium road graph(N=1.4 M, E=1.5 M)
BFS-BS BFS on Berk-Stan graph (N=0.69 M, E=7.6 M)
PR-TW Page-Rank on Twitter graph (N=33 M, E=282 M)
PR-CW Page-Rank on Clueweb graph (N=100 M, E=2 B)
buffer is allocated prior to kernel execution to store the desired number of counters per wavefront
in GPU’s global memory. After kernel execution, activity factor and memory intensity is calcu-
lated by aggregating the counters for all wavefronts. Luminar provides users with a configurable
parameter, N, which enables the system to selectively instrument every Nth wavefront.
All our experiments were conducted on an AMD APU desktop with four 3.8GHz CPU cores,
an 800MHz integrated GPU, and 32GB DRAM. Details about the applications and datasets appear
in Table 5. In all speedup plots, we compare GPU performance to applications running on all four
CPU cores.
4.3.1 Activity Factor
This metric characterizes how well an application is utilizing a GPU’s SIMD parallel execution
model. It measures the degree of control-flow irregularity present during application execution.
When threads within a wavefront diverge due to a data-dependent control flow statement, the
wavefront serially executes each branch path taken, disabling threads that are not on that path.
Threads that are not disabled on a given path are considered to be active. Mathematically, activity
factor is defined as:
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AF =
instructions executed by all active threads
instructions executed by all launched threads
(1)
Since control-flow irregularity is often data-dependent, activity factor for an application may
vary with different inputs. A high activity factor indicates uniform or no control-flow, which is
























Figure 20: Average activity factor of workloads. Applications with average values below the
activity factor threshold do not benefit from GPU execution (as shown in Figure 16).
Figure 20 shows the activity factor for multiple applications measured by Luminar. Note that
a high activity factor correlates to good performance on the GPU (see Figure 16). However, the
amount of GPU speedup depends on other architectural and application-specific attributes as well.
For instance, a GPU with a large number of SIMD cores is likely to provide greater benefit to an
application with a high activity factor, over one with fewer cores. Additionally, application-specific
characteristics, such as its use of synchronization primitives, also impact how well an application
can exploit SIMD parallelism. For example, BFS-NT has only 34% GPU speedup, even though
the activity factor is high. The heavy use of atomics in this implementation contributes to high
overheads for graphs with large and varying frontier sizes, such as BFS-NT.
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As a result, we use calibration runs to determine the activity factor threshold, the minimal value
at which applications benefit from GPU execution, for our hardware configuration. Note this pro-
filing step is required only once for a given platform to account for specific architectural attributes
of the underlying CPU and GPU devices. We also use a diverse set of micro-benchmarks from the
AMD SDK [6], Parboil [44], and Rodinia [28] benchmark suites in our calibration runs, consist-
ing of workloads with varying degrees of control-flow irregularity and synchronization primitives.
Based on these calibration runs, Luminar uses an activity factor threshold of 20% for our given
configuration to determine whether an application has affinity to the GPU versus the CPU.
4.3.2 Memory Intensity
This metric characterizes the extent to which an application is memory-bound versus compute-
bound, and is defined as:
MI =
total executed global memory instructions
total executed instructions
(2)
Global memory instructions refer to read/write accesses to the GPU’s global memory subsys-
tem. For integrated GPUs, this memory resides on the CPU. The memory intensity metric can
be used to determine which two applications should or should not be run concurrently to avoid
memory contention. Figure 21 depicts the memory intensity metric measured by Luminar for dif-
ferent applications. A high memory intensity implies that an application is memory-bound versus
compute-bound. Once again, calibration runs are performed to determine the memory intensity
threshold for our given configuration, at 10%.
To understand the correlation between memory intensity and contention, we measure the slow-
down introduced by different types of workloads concurrently running on the CPU and GPU. Fig-
ure 22 shows the CPU and GPU kernel runtime slowdowns in three settings: concurrently running
compute-bound kernels (those with values less than the memory intensity threshold), running a
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mix of compute-bound and memory-bound kernels, and concurrently running memory-bound ker-
nels (those with values greater than the memory intensity threshold). As expected, the concurrent
execution of compute-bound kernels has the least impact on performance, and the performance
degradation is worst when memory-bound kernels are run concurrently on the CPU and GPU, with






















Figure 21: Memory intensity of selected workloads. The memory intensity threshold is 10%.
4.3.3 Performance vs. Accuracy
Dynamic instrumentation can have high overhead (Figure 23), as it incurs both memory bandwidth
and computation overheads for every basic block. Therefore, applications with few compute-
intensive but large basic blocks, such as Black-Scholes, experience the least slowdown since mem-
ory access costs are amortized. Applications with several short basic blocks, such as K-Means,
exhibit a much larger slowdown.
Luminar uses selective instrumentation to reduce these overheads. In our current implementa-
tion, we instrument 5% of all wavefronts (every 20th wavefront), and use static program analysis to























Figure 22: Kernel runtime slowdown due to memory contention in three settings: (a) co-executing
compute-bound kernels, (b) co-executing mix of compute-bound and memory-bound kernels, and
(c) co-executing memory-bound kernels. Lower is better.
of running Luminar to be less than 2% for most applications.
For regular applications, which exhibit mostly uniform control-flow, selective instrumentation
is as accurate as full instrumentation because all wavefronts follow a similar execution pattern. For
irregular applications like BFS and Page-Rank, selective instrumentation improves performance
at only a small loss in accuracy. In the case of Page-Rank, we use activity factor to determine its
affinity to the GPU versus the CPU (discussed in Section 4.4.1). Our experiments show that the loss
in accuracy of activity factor, due to selective instrumentation, is negligible for the Twitter graph
(less than 1%), and at most 5% for the Clueweb graph. In the case of BFS, we use the variance
in activity factor to characterize graph regularity (discussed in detail in Section 4.4.2). When
running BFS from 10,000 randomly selected source nodes on each of our input graphs, we compare
full instrumentation activity factor variance results with selective instrumentation activity factor
variance over the first five iterations. We are able to characterize graphs correctly approximately
99% of the time with our selective instrumentation methodology. We noticed that other strategies,
such as instrumenting slightly more iterations or randomly choosing which iterations to instrument,
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Figure 23: Slowdown due to overheads of full instrumentation, i.e. all wavefronts instrumented,
versus selective instrumentation, i.e. 5% of wavefronts instrumented.
4.4 Profile-Guided Optimizations
This section describes how activity factor can guide profile-guided optimizations, such as dynamic
mapping and runtime code selection for graph applications. Real world graphs are irregular, i.e.,
the number of edges per vertex is skewed [43]. This irregularity can lead to control flow divergence
and, hence, poor performance of the application on GPUs. An application’s performance on the
GPU, therefore, depends not only on its implementation but also on its input data. This highlights
the need for the dynamic profiling and mapping approach pursued by Luminar.
4.4.1 Dynamic CPU-GPU Mapping
We use Page-Rank to show that Luminar can accurately characterize an application’s GPU perfor-
mance on different inputs and then use the information to decide whether to map the application
onto the GPU or the CPU.
Activity factor can characterize a graph application’s performance on the GPU. Activity fac-
tor captures the amount of work performed by the GPU threads as well as the degree of load-
imbalance in the input graph. Figure 20 shows that the average activity factor for the Twitter graph
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is 1%, compared to that of 21% for the Clueweb graph. A higher activity factor is indicative of
more efficient use of the GPU’s SIMD parallelism. The first two bars in Figure 24 shows the time
to complete Page-Rank on both the graphs, one after the other, when executed on the CPU and
GPU, respectively. As predicted by the activity factor, the ClueWeb graph runs significantly faster
on the GPU (by almost 8×), while the Twitter graph is slower by 3×.
Profile-driven mapping improves application performance. Given the results shown above,
Luminar (i) iteratively measures the activity factor of every 20th wavefront, and (ii) updates the
application’s mapping to the CPU vs. the GPU based on the most recent kernel profile. To illus-
trate, Figure 24 shows the performance of a naive system that uses either the CPU or the GPU
to run Page-Rank on all input graphs vs. the performance seen when using Luminar. Luminar is
2.4-3× faster than the naive system. These results demonstrate that a static decision about where



























Figure 24: Page-Rank performance on a naive system using static placement vs Luminar’s dy-
namic placement. For Luminar, the overheads associated with instrumentation and mapping are
included in the overall time.
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4.4.2 Runtime Code Selection
For a given algorithm, there may be multiple, alternative GPU implementations. We demonstrate
how Luminar uses the activity factor metric to pick the better performing implementation of the
BFS algorithm, at runtime, for some given input. This Code Selector uses the variance in the
activity factor of the first 5 iterations of the BFS algorithm to characterize the graph as either
regular or irregular. An irregular graph is one with a large skew in the distribution of edges across
its nodes. Based on this characterization, the Code Selector then selects the better code variant to




































































BFS-LJ BFS-HT BFS-NT BFS-IT BFS-BE BFS-BS
Figure 25: Speedups of GPU execution over multi-core CPU. BFS-LJ, BFS-HT, and BFS-NT are
irregular graphs.
The BFS computation proceeds in a level-synchronous manner, where each iteration explores
vertices at a fixed distance from the source (called frontier). There are two existing state-of-the-art
GPU implementations for BFS, which we refer to as ALG1 [64] and ALG2 [43]. ALG1 uses a
hierarchical queue to reduce the overheads associated with a single, global task queue for the en-
tire GPU. This algorithm offers substantial performance improvements for regular graphs. ALG2
uses a warp-centric programming method to address workload imbalance, characterized as thread
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divergence in GPU programming, resulting in better performance for irregular graphs. Figure 25
presents the speedup of the two algorithms on the GPU over multi-core CPU execution. The inputs
include both regular and irregular graphs (also documented in Table 5). The plot shows that for
irregular graphs ALG2 can be 3× faster than ALG1.
Activity factor can indicate irregularity in graphs. In each iteration of BFS ALG1, a GPU
thread is assigned to a vertex in the frontier. And for each such vertex, the corresponding thread
iterates over all its neighbors. Due to the variance in the number of neighbors, some GPU threads
will be assigned more work than others. The variance in activity factor captures the relative skew
in degree distribution, as shown in Figure 17, for the irregular LiveJournal and the regular

























Figure 26: Throughput of BFS queries on a combination of the 6 input graphs and randomly
selected source nodes.
Profile-driven selection improves performance. Luminar selectively instruments the first five
iterations of the BFS query for each new input graph, and uses the activity factor metric and its
variance to classify the graph as regular or irregular. This classification is used to select the cor-
responding algorithm implementation – the ALG2 algorithm for irregular graphs, the ALG1 algo-
rithm for regular graphs. The approach is effective, as seen in Figure 26, which shows that Lumi-
nar’s profile-driven approach improves the performance of BFS queries. We present the throughput
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results of running 300 BFS queries with distinct input graphs, as described in Table 5, with random
starting vertices. Further, we compare the performance of Luminar to running either ALG1 or the
ALG2 implementation on all graphs. Experiments show that Luminar’s approach provides the best
throughput, a 40% improvement over a static choice of ALG2 and a 2× improvement over a static
choice of ALG1.
4.5 A New Scheduler for Integrated GPUs
Luminar implements a novel device affinity, contention aware (DACA) scheduler, leveraging the
profile-guided optimizations discussed earlier as well as incorporating awareness to memory con-
tention resulting from co-locating different workloads, to improve the performance of running
diverse applications on integrated GPU-CPU servers. The goal is to maximize system throughput
for a set of incoming requests by leveraging GPU and CPU cores.
There are multiple challenges when scheduling applications across the CPU and the GPU.
Application characteristics must be matched with the right device, and the scheduler must be able
to deal with input-dependent runtime behaviors. Finally, memory contention has to be taken into
account to avoid significant performance degradation when co-running different workloads on the
CPU and GPU devices.
Using a combination of application runtime metrics, such as activity factor and memory in-
tensity, and the runtime status of CPU and GPU devices, Luminar’s DACA scheduler intelligently
schedules applications. Luminar demonstrates how dynamic instrumentation can inform schedul-
ing in ways that improve system throughput and energy efficiency. We use, as a baseline, on-
line schedulers that are unaware of concepts like GPU affinity and contention: (1) the GPU-only
scheduler simply assigns all applications to the GPU, the goal being to use the fastest device in the
system, and (2) FIFO assigns the next task in the queue to whatever device is available, CPU or
GPU. A potential third option, the CPU-only scheduler, assigns all applications to the multi-core
CPU, but we do not discuss it further since it has the worst performance in our experiments. We
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also compare DACA against the Oracle scheduler, which represents the best possible schedule for
the given set of applications, determined statically based on device-specific execution times and
observed co-run performance degradation.
The FIFO scheduler assigns the next task in the queue to an available device. Since it does
not have any knowledge about the application’s characteristics, the FIFO scheduler may run an
application like K-Means on the CPU, thereby increasing its execution time by an order of mag-
nitude compared to running it on the GPU. In comparison, the device-affinity, contention-aware
(DACA) scheduler first selectively instruments applications to measure both their activity factor
and memory intensity metrics, and then uses this information for subsequent scheduling deci-
sions. Specifically, the activity factor characterization helps identify the preferred device, while
the memory intensity characterization helps determine which applications should or should not be
co-scheduled to avoid memory contention.
The DACA online scheduler uses a pull method, where each device has an associated thread
that acquires tasks from a global task queue. Tasks are acquired as soon as the device becomes
idle, using the policy explained below. The FIFO policy is obvious: it simply picks the first task
on the queue. The DACA policy, in comparison, scans the queue from its beginning to find a
task that has high affinity for the device, and that is likely to exhibit the least contention with the
task currently running on the other device, i.e., based on its corresponding memory intensity. The
DACA scheduler gives first preference to device-affinity, since the performance implications of
application-device mismatch are generally more severe. The resulting policy is likely to improve
system throughput: by scheduling applications on the device on which they will run best, while
also avoiding co-scheduling two memory-intensive applications. Figure 27 illustrates how DACA
makes scheduling decisions for a given input sequence of tasks.
DACA deals with starvation and excessive task wait times by using a window and an aging
threshold. Namely, the next task to be run can be selected only from a fixed size window of tasks
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Figure 27: DACA scheduler with window size 4. Assuming similar execution time for all tasks,
DACA schedules a memory-bound task with a compute-bound task in the first round, an out-of-
order choice compared to FIFO. In the second and third rounds, the next two tasks in the queue are
scheduled as they exhibit minimal memory contention.
two least-contending tasks, whereas a small window size limits the number of tasks executed out-
of-order and experiencing excessive wait times. If a task is bypassed in the queue as many times as
the aging threshold, DACA promotes it to must run in its selection process, ensuring it runs even
if it may cause contention.
Effects of window size. An increase in window size impacts the average wait time for applica-
tions, as a greater number of tasks may be scheduled out-of-order. Figure 28 shows the scheduling
penalty for tasks with latencies in the 90-100th percentile for different window sizes.
The results indicate that with a larger window size, e.g., a window size of 8, some tasks are
penalized in terms of their wait times. However, larger window sizes provide the scheduler with
more flexibility in choosing what applications can be co-run. Figure 29 shows the effects of win-
dow size on throughput for varying workload mixes. For compute-bound workloads, a window
size of 2 is flexible enough to schedule applications based on their device-affinity, but for more
memory-bound workloads, such a small windows has limited choice and thus results in poorer



























Figure 28: Scheduling penalty for tasks with latencies in the 90-100th percentile for different
window sizes.
therefore set DACA’s default window size and aging threshold to 4. This ensures that a task is



















Figure 29: Throughput results for device-affinity, contention-aware scheduler for varying window
sizes.
We evaluate the DACA approach on the combination of all workload and input pairs detailed
in Table 5. We also incorporate multiple implementations of the BFS kernel to show-case runtime
code selection in DACA.
Since the applications have different compute and memory characteristics, we evaluate each
63
scheduling policy under 600 scheduling requests with the following workload mix: (a) 75% compute-
bound tasks and 25% memory-bound tasks, (b) 50% compute-bound tasks and 50% memory-
bound tasks, and (c) 25% compute-bound tasks and 75% memory-bound tasks. Note that work-
loads exhibiting memory intensities greater than 10% are designated to be memory-bound. The
workloads and datasets that constitute the 600 requests are selected at random, maintaining the
workload mix criterion for each case.
Improvements in throughput. Figure 30 shows the throughput improvements achieved by
DACA. We compare the DACA scheduler to the GPU-only, FIFO, device-affinity (DA) only sched-
uler, as well as to an Oracle. The device-affinity scheduler is DACA modified to not use memory






















FIFO GPU-Only Device-Affinity Device-Affinity, Contention-Aware Oracle
Figure 30: Comparison of scheduling algorithms on three workloads with a mix of compute and
memory bound tasks.
Figure 30 shows that when 75% of the applications are memory intensive, DACA outperforms
the GPU-only scheduler by 81%, and the FIFO scheduler by 6.6×. The FIFO scheduler utilizes
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Figure 31: Energy efficiency results for DACA and the baseline schedulers.
the CPU. Compared to the device-affinity (DA) scheduler, DACA is 15% better, thereby demon-
strating the importance of avoiding memory contention. However, when the workload has a high
percentage of compute-bound applications, DACA provides only a 1.5% improvement, since fewer
memory-bound requests implies a lower probability of contention in general. Regardless of this,
using device-affinity information still improves the performance by about 2× compared to the
FIFO scheduler, and 21% compared to the GPU-only scheduler. Finally, DACA’s performance is
within 1-6% of the performance of the Oracle scheduler.
Improvements in energy efficiency. DACA scheduling is not just important for performance,
but also, to obtain the high levels of energy efficiency. We use performance-to-power ratio as a
measure of energy efficiency. We measured system throughput (requests/sec) and power consump-
tion (watt) of the APU machine to obtain throughput per watt (i.e., requests per joule). Power
consumption was measured using a standard power meter.
While DACA improves energy efficiency over all baseline schedulers (Figure 31), our focus is
to compare DACA’s energy efficiency with the GPU-only scheduler. In general, using the GPU
alone results in lower power consumption (averaging 120W versus 150W when both CPU/GPU
devices are active). In spite of this, DACA achieves 3%-60% improvements in energy efficiency
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over the GPU-only scheduler. DACA improves on GPU-only scheduling by efficiently using both
devices, which reduces overall execution time enough to save energy in all three workload mixes.
4.6 Related Work
Irregular graph workloads. Burtscher et al. present a comprehensive workload characterization
study of real-world, irregular GPU applications [23]. Nilakant et al. evaluate the performance of
graph applications, such as BFS and Page-Rank, on AMD APUs [72]. Kim et al. use micro-
benchmarks to characterize performance and memory contention on integrated GPUs [53]. Lu-
minar provides online mechanisms to map computations to the best-suited device and select the
optimal kernel amongst multiple implementations.
Scheduling and resource management. Several fair-share and priority-based schedulers for
GPUs have been proposed in previous works, including Pegasus [42], TimeGraph [49], G-Dev [50],
PTask [87] and Neon [66]. Unlike these schedulers, the goal of Luminar’s DACA scheduler is to
show the advantages of using dynamic instrumentation in improving overall system throughput
and energy efficiency. Toward these ends, DACA leverages real-time introspection into applica-
tion behavior, shown particularly important for irregular, input-dependent workloads. Scheduling
policies like fair-share and priority-based methods are orthogonal to our work.
Many schedulers use relative task speedup and execution time to decide whether an application
should be run on the CPU or the GPU [21, 46, 83]. In place of such coarse-grained analysis, Lu-
minar uses fine-grained metrics to schedule and map applications. Fine-grained profiling is better
suited for handling irregular, input-dependent workloads, such as graph algorithms, not addressed
well by these systems. Additionally, dynamic instrumentation provides meaningful insights into
application behavior which cannot be determined by execution time measurements alone, such as
the degree of memory contention two candidate workloads may exhibit based on their memory
intensities.
There are multiple techniques to effectively share the GPU [18, 79, 82]. Sharing is driven by
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the observation that GPU devices are often under-utilized. Instead of offloading more work to the
GPU, Luminar focuses on mapping each application to the most suitable resource, in ways that
increase system throughput and energy-efficiency.
4.7 Chapter Summary
Luminar advocates the use of online techniques like dynamic instrumentation to improve applica-
tion performance. Its online, profile-guided optimizations do not rely on static, offline methods for
workload characterization and can automatically accelerate performance for even input-dependent,
irregular workloads like graph applications. Additionally, Luminar does not require laborious code
(re-)tuning when running with distinct input sets. Luminar’s scheduler incorporates device affin-
ity and contention-awareness to improve system throughput and energy efficiency, up to 80% and
60%, respectively, based on the workload mix.
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CHAPTER V
LEO: A PROFILE-DRIVEN DYNAMIC OPTIMIZATION FRAMEWORK
FOR GPU APPLICATIONS
5.1 Introduction
Parallel hardware, such as general-purpose GPUs, can enable high throughput in a variety of ap-
plication domains, including data-intensive scientific applications [9], physical simulations [69],
financial applications [80], and more recently, big-data applications [88,101]. Evidence that GPUs
can improve performance over traditional CPU implementations in these domains is abundant, but
manifesting such improvements for individual applications remains effort intensive, and generally
requires considerable programmer expertise. Programmer-facing architectural features are a hall-
mark of GPU programming. Front end GPU programming frameworks support language-level
abstractions to manipulate and manage specialized memories, caches, and thread geometries be-
cause exploiting the underlying architectural features is almost always required for best-case per-
formance, and because tools that can effectively automate their use remain elusive. Consequently,
optimizing GPU workloads typically requires the programmer to implement and compare multiple
code versions that exercise different combinations of those features.
We argue that the current level of manual optimization effort is untenable if parallel architec-
tures are to become more broadly applicable. GPUs have become ubiquitous in modern comput-
ing environments, resulting in more demand for generality. Performance-hungry programmers use
GPUs in increasingly complex applications where algorithms rely fundamentally on unstructured
or irregular control and data access patterns. GPU hardware is designed explicitly to take advan-
tage of the regularity characterized by workloads with minimal synchronization, high arithmetic
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intensity, and predictable memory access patterns. However, such pronounced regularity is not
the common case for many highly data-parallel applications: graph traversal, data mining, and
scientific simulations, for example, feature abundant parallelism while exhibiting data-dependent
control flow and memory access patterns that are difficult to predict statically. GPU acceleration
can be performance profitable for irregular data parallel workloads [23, 67, 95, 97], but typically at
a significant cost in additional programmer effort. Moreover, the efficacy of code-transforming op-
timizations is highly data dependent for irregular codes: the need for better, automated approaches
to GPU optimization is pronounced.
The recent emergence of higher-level programming front-ends for GPUs such as Dandelion [88],
Copperhead [24], DSLs coded to Delite [22], and others [17, 31, 60, 81] represent an additional
challenge, as well as an opportunity. Such frameworks are attractive for the degree to which they
insulate the programmer from low level architectural details, yet the extent to which they can re-
liably and predictably exploit those features in service of performance is often limited. However,
because these frameworks generate or cross-compile code to produce GPU implementations, they
provide a natural interface at which a compiler and runtime can collaborate to instrument, measure,
and improve generated implementations, automatically exercising code transformations commonly
used in GPU optimization efforts.
We describe the design of Leo, a profile-driven dynamic optimization framework for GPU ap-
plications. Motivated by an emerging abundance of unstructured GPU applications that exhibit
highly data-dependent memory and control-flow patterns that cannot be determined statically, Leo
dynamically profiles the behavior of GPU applications using binary instrumentation, and uses the
runtime characteristics of the applications to drive GPU-specific code optimizations such as mem-
ory layout transformations. The class of applications Leo targets, therefore, are streaming work-
loads that iteratively perform the same computations on large amounts of data, a model suitable for
today’s data-parallel architectures. In particular, Leo employs iterative information flow analysis
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and data structure transformations to improve the memory behavior of such applications. It mea-
sures an application’s runtime behavior and selectively applies optimizations during the execution
of the application. Leo achieves this by integrating two existing systems: Dandelion [88] and GPU
Lynx [35]. Dandelion provides the compiler framework for code transformations, and GPU Lynx
provides the dynamic instrumentation framework to identify optimization strategies.
The primary contributions of Leo, therefore, are:
• An in-depth study of the memory efficiency optimization and its runtime implications on
GPGPU applications.
• The design and preliminary implementation of a dynamic instrumentation and optimization
framework that automatically explores code-transformation optimizations for GPUs.
• Experimental results that demonstrate the necessity, feasibility, and potential performance-
profitability of such systems.
5.2 Background and Motivation
Although this chapter uses NVIDIA GPU devices and CUDA as the target platform, the same
concept and technology can be applied to OpenCL supported devices.
5.2.1 GPU Metrics
The two most well-known performance limiters on the GPU are memory bandwidth utilization
and thread divergence, captured via memory efficiency and activity factor [51]. These two metrics,
therefore, drive the dynamic optimizations in Leo.
5.2.1.1 Memory Efficiency
Memory efficiency is a warp-level metric that characterizes the spatial locality of memory oper-
ations to global memory, the block with the highest latency in the GPU memory hierarchy. To
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alleviate this latency cost, the GPU memory model enables coalescing of global memory accesses
for threads of a half-warp into one or two transactions, depending on the width of the address bus.
However, scatter operations, in which threads in a half-warp access memory that is not sequen-
tially aligned, result in a separate transaction for each element requested, greatly reducing memory
bandwidth utilization. Effective utilization of the GPU memory subsystem is, therefore critical to
achieving good performance.
5.2.1.2 Activity Factor
Thread divergence is a common performance issue with GPU code. When threads within a warp
diverge, taking different control paths, the warp serially executes each branch path taken, disabling
threads that are not on that path, so non-uniform control flow entails a significant performance
penalty. Activity factor (AF) characterizes how well an application utilizes the GPU SIMD par-
allel execution model, effectively by measuring thread divergence. Applications with completely
uniform control-flow, or no thread divergence, exhibit a 100% activity factor. In contrast, applica-
tions with low AF exhibit a higher degree of control-flow irregularity.
5.2.2 A Motivating Example
In this section, we motivate the need for a profile-driven dynamic optimization framework using
a concrete application, SkyServer [103]. The SkyServer application takes in large collections of
astronomical, digital data in the form of photo objects and neighbors, and filters them to find
related objects. The SkyServer workload is, in essence a series of relational equi-join operations
and filtering over the two collections (see Figure 33). Differing input data distributions can yield
very different selectivity for the join predicates, which in turn has a profound impact on dynamic
memory access and control flow patterns in the GPU code implementing the join. We use two
distinct sets of inputs to demonstrate the challenges arising from the irregular memory access
patterns exhibited by this application, and discuss the solutions to this problem.
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The input sets (1 and 2, detailed in Section 5.4) both work on the same total number of photo
objects and neighbors, but the data distribution in set 1 yields very low selectivity for the join
predicate: very few photo objects actually match neighbor objects. For set 2, the majority of the
neighbor objects match the join predicate. Both photo objects and neighbor objects are defined
as structures with multiple fields. A simple layout of these objects (direct mapping) generates an
Array-of-Structures (AoS) data layout in GPU memory. Since each GPU hardware thread works on
an individual object, the AoS layout prevents coalesced reads and writes as the members of the data
structure are placed contiguously in memory, forcing different threads to access scattered memory
locations. A well-known optimization to improve memory efficiency is to transform the AoS layout
to a Structure-of-Arrays (SoA) layout. This results in a sequential access pattern for all threads in
the same warp, improving memory efficiency. In general, the AoS-to-SoA transformation achieves




































































































Figure 32: SkyServer runtimes and cache hit rates: (a) runtime on set 1, (b) runtime on set 2, (c)
cache hit rates for set 1, and (d) cache hit rates for set 2.
This AoS-to-SoA optimization on the SkyServer application increases the memory efficiency
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by a factor of two for most of its GPU kernels. However, the SoA version does not always improve
the overall performance. As shown in Figure 32, while the SoA version improves the performance
for the first input set, when very few objects match the join predicate, it has a negative performance
impact on the second input set, when there are a large number of matches. Effective optimization
for this workload needs to take into account dynamic information to deal with input-dependent
performance.
The negative correlation between memory efficiency and performance for set 2 demonstrates
the complexity of the GPU global memory/cache model. An SoA transformation moves members
of a given object farther apart, by a factor of the array size. So when members of an object are
likely to be accessed sequentially, it can lead to very high L1 cache misses when the array is large
(as is the case for input set 2). Therefore, although the SoA optimization results in better global
memory bandwidth utilization on the GPU, it results in poor spatial locality for members of the
same object. For set 1, L1 hit rates are unaffected by the optimization because low selectivity of
the join enables most intermediate data to fit in cache. However, for set 2, the L1 cache hit rate
declines from 72%, for the AoS version, to only 3%, for the SoA version.
The example shows that the memory efficiency optimization does not always correlate posi-
tively with runtime performance, and its overall benefits depend on the complex interactions of
GPU memory hierarchy induced by the inputs. It highlights the need for a dynamic optimization
framework that not only measures an application’s memory efficiency at runtime, but also evalu-
ates the impact of a particular code transformation and makes the optimal decision at runtime. Our
proposed framework, Leo, addresses precisely this need.
5.3 Design and Implementation
In this section, we present the design and our preliminary implementation of Leo. Although we
envision such an auto-optimizing engine to be a part of any GPU high-level runtime infrastructure,
the current design of Leo is achieved by the integration of the GPU Lynx dynamic instrumentation
73
library into the Dandelion compiler/runtime infrastructure.
5.3.1 System Components
As a dynamic optimization framework, Leo orchestrates the identification and selection of the
optimal code and data layout transformation during the application’s execution. It consists of the
following two main components:
• A compilation engine that generates GPU kernel code and data layout on-the-fly from higher-
level language source code.
• A JIT-based profiling engine that enables dynamic instrumentation and profiling of GPU
code at runtime.
This section gives a high-level overview of these components.
5.3.1.1 Code Generation Framework
Leo leverages Dandelion to run LINQ applications on GPU. We extended Dandelion to add the
necessary support to perform code and data layout transformations required by Leo. See Sec-
tion 5.3.3.1 for more detail.
The Dandelion system enables the execution of Language-Integrated Query (LINQ) on GPUs.
LINQ introduces a set of declarative operators, which perform transformations on .NET data col-
lections. LINQ applications are computations formed by composing these operators. Most LINQ
operators are common relational algebra operators, including projection (Select), filters (Where),
grouping (GroupBy), aggregation (Aggregate) and join (Join). The Dandelion compiler automat-
ically compiles a LINQ query into a data-flow graph and any user-defined .NET code into GPU
kernels. The Dandelion runtime automatically manages the execution of the data-flow graph on
GPUs and the data transfer between CPU and GPU. For example, the SkyServer application is
essentially a Join followed by a filtering. Figure 33 shows the data-flow graph generated by the
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Dandelion compiler. The nodes of the graph represent GPU kernels that are cross-compiled from
their .NET functions.
ExtractKeys (Outer) ExtractKeys (Inner)








Figure 33: Simplified data-flow graph for SkyServer
5.3.1.2 Instrumentation Engine
We use GPU Lynx for dynamic profiling of GPU code. We improved Lynx significantly with a
static information flow analysis [70] so that it could be used to identify the candidate data structures
for optimization. See Section 5.3.3.2 for more detail.
Lynx allows the creation of customized, user-defined instrumentation routines that can be ap-
plied transparently at runtime for a variety of purposes, including performance debugging, cor-
rectness checking, and profile-driven optimizations. When built as a library, Lynx can be linked
with any runtime. In the Leo framework, Lynx is integrated with the Dandelion compiler/runtime
to support the execution of CUDA kernels representing the LINQ relational algebra primitives,
on NVIDIA GPU devices. Lynx provides a parser and intermediate representation (IR) abstrac-
tion for extracting and generating NVIDIA’s Parallel Thread eXecution (PTX) from the compiled
CUDA fat binary. An essential feature of GPU Lynx is its flexibility and extensibility, enabling
75
both the specification of user-defined instrumentations using its C-based API, and the creation of














Figure 34: GPU Lynx Instrumentation Engine
An overview of the GPU Lynx instrumentation engine is shown in Figure 34. A C-based instru-
mentation is provided to the framework in addition to the original GPU kernel. The specification
defines where and what to instrument. Lynx allows instrumentations to be defined at the kernel
level, basic block level, or the instruction level. The Lynx engine generates the final instrumented
PTX kernel from the C specification and the original PTX kernel, by enlisting the C-PTX Transla-
tor and the PTX-PTX Transformation Pass Manager.
5.3.2 System Overview
The Leo runtime orchestrates the identification and selection of the optimal code transformations
and data layouts for GPU kernels. The computation model we support is based on streaming,
i.e., the input is divided into chunks and chunks are transferred to GPU concurrently with the
GPU execution. This model enables Leo to make optimization decisions based on the execution
of preceding chunks. In the current design, Leo runs the Lynx instrumented code for the first
chunk to determine possible candidate kernels for optimization. This allows Leo to generate the
optimized version of the code with the necessary code and data layout transformations. We then
run the second and third chunks with and without the optimizations respectively, and compare
the total elapsed running times to determine which version of the code to use for the subsequent
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chunks. This profiling is repeated at continuous intervals to detect time-varying runtime behaviors
and relevant application phase changes.
Figure 35 presents a high-level overview of the design of the Leo framework, depicting the
general steps the runtime takes in order to apply profile-driven optimizations to LINQ applications.
We describe these steps more concretely in the context of the SkyServer application introduced in
Section 5.2.2.
In Step 1, we use Dandelion to generate the original version of the SkyServer GPU code, which
results in an AoS data layout in memory. In Step 2, we apply Lynx to generate an instrumented
version of the GPU code. For the data layout transformation, the code is instrumented with the
memory efficiency metric to characterize the spatial locality of global memory accesses. In Steps
3 and 4, the instrumented code is executed and the profiling information is collected. The original
GPU kernels in the SkyServer application exhibit a low average memory efficiency (less than 40%,
as shown in Figure 39(a)). The instrumented results capture global memory load and store accesses
for all possible data sources in the code. As one might expect, not all data sources may necessarily
exhibit poor memory efficiency. As a result, Leo applies information flow analysis to link each
global memory load/store access in the GPU kernel code to its corresponding data source. This
enables Leo to precisely identify the data structures that need to be transformed. The AoS-SoA
code and data layout transformations are applied to the candidate data structures in Step 5 to
generate an optimized version of the GPU code. However, as discussed in Section 5.2.2, the
SkyServer workload exhibits input-dependent performance with the AoS-SoA optimization. The
optimization is effective when the join predicate has low selectivity (input set 1) but degrades
performance when the join predicate has high selectivity (input set 2) due to the L1 cache effects.
To deal with this input-dependent behavior, Leo uses the execution of the second and third chunks,
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Figure 35: High-level overview of Leo.
5.3.3 Implementation Details
We now provide a more detailed description of the new and important features of Leo.
As described before, the Dandelion compiler compiles a LINQ application to a data-flow graph,
where the nodes represent fragments of the computation and the edges represent communication
channels. For execution on the GPU, each node translates to a primitive relational algebra opera-
tion, such as a Select, Join, or GroupBy. The generated CUDA primitives are generic: the input and
output data types, as well as the user-defined functions are template parameters of the primitives.
The Dandelion compiler instantiates the primitives using the generated GPU data-types and code.
5.3.3.1 Code and Data Layout Transformation
In addition to code generation, Dandelion also handles the runtime management of data buffers
across input/output (I/O) channels, seamlessly allocating buffers on-the-fly, without programmer
intervention. The layout of a particular data structure, therefore, can be modified by the Dandelion
compiler dynamically, across the various I/O channels. This implies that a given node is capable
of receiving data in one form but the subsequent node can receive the same data in another form.
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Listing 5.1: Original (AoS) Version for SkyServer Example Function






Listing 5.2: Optimized (SoA) Version for SkyServer Example Function
__device__ Compute(PhotoObj*p,
PhotoObjNeighbor*n, int pLen, int pIdx, int nLen, int nIdx){
struct PhotoObjNeighborAll pn;















for basic block bb in reversed cfg do
for instruction inst in reversed bb do
if inst = global mem load or store then




for [instruction m, registerSet s] in flowMap do
for register r in s do
if dst reg operand of inst = r then
if inst = param mem load then
flowMap[m] = flowMap[m] + (src operand of inst) - r
end
else








Figure 36: Information Flow Analysis Algorithm
All generated CUDA kernels are stored in the compilation cache to avoid runtime JIT compi-
lation overheads for subsequent data chunks and application runs.
For the data structures identified for optimization, Leo performs an AoS-SoA data layout trans-
formation on these candidates. The transformation involves modifications to both the generated
CUDA code and the data layout. Leo invokes the Dandelion compiler to generate the SoA ver-
sions of the CUDA code and switches from the row-major to the column-major data layout for the
identified data structures.
Listings 5.1 and 5.2 show the original (AoS) and optimized (SoA) versions of an example auto-
generated function, Compute, in the SkyServer application. The Compute function performs the
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necessary data accesses for the photo object and photo object neighbor structures, and is invoked
by the SelectOutput kernel (shown in Figure 37). In the original Compute function, an AoS
memory layout is assumed, allowing the code to directly access the individual members of the two
structures. The transformed version of this function assumes an SoA memory layout, requiring
additional parameters to index the individual members of the structures appropriately in column-
major order. Since the Compute function is automatically generated at runtime by the Dandelion
compiler, we have the flexibility to modify the function prototype as needed.
5.3.3.2 Information Flow Analysis and Dynamic Instrumentation
Leo uses a combination of information flow analysis and dynamic instrumentation to identify data
structures that exhibit irregular global memory access patterns at runtime. The goal of information
flow analysis is to link each individual global memory load or store instruction in the GPU kernel
code to its corresponding data source. Since not all data structures may need to be transformed, it is
important to precisely know which data structures are candidates for optimization. This mechanism
enables just that.
Leo uses a form of information flow analysis, known as taint analysis [70], to track causal
dependencies between global memory operations, and kernel parameters that identify the data
sources for those memory operations. In this analysis, all addressable variables in global memory
instructions, and corresponding registers that participate in the calculation for those addressable
variables, are marked as tainted. Using a backward data-flow analysis, each addressable variable’s
data source is tracked back to its corresponding kernel parameter. In the CUDA programming
model, all kernel parameters are stored in the GPU parameter memory. The parameter must be
loaded into a register from the parameter memory before being used. This information is used to
determine each global memory operation’s data source.
The information flow analysis algorithm is presented in Figure 36, and a visual depiction for




__in OuterRelationType *pOuterRelation, 
__in int *pOuterKeyMap, 
__in int nOuterTuples,
__in int *pOuterGroupOffsets,
__in InnerRelationType *pInnerRelation, 
__in int *pInnerKeyMap,






int idx = blockIdx.x*blockDim.x + threadIdx.x;
if (idx < nOuterTuples)
{
//find group id in the outer relation
//find start and end indices for corresponding 
group in inner key map            
//for all matching group ids in the inner 
relation, output a row of the equijoin
for(int iInnerIdx=nInnerGroupStart; 
iInnerIdx<nInnerGroupEnd; iInnerIdx++)     
{
if(pInnerKeyMap[iInnerIdx] == nOuterGroupId) 
{










.param .u64 arg1, .param .u32 arg2,
.param .u64 arg3, .param .u64 arg4,
.param .u64 arg5, .param .u32 arg6,
.param .u64 arg7, .param .u32 arg8,





















mul.wide.s32 %r40, %r19, 40
add.s64 %r41, %r39, %r40
mul.lo.s32 %r42, %r29, 10
mul.wide.s32 %r43, %r42, 4
add.s64 %r44, %r12, %r43
. . .
ld.global.u64 %r53, [%r41]

















Figure 37: Information flow analysis: (a) CUDA code for the SelectOutput kernel, (b) PTX snip-
pet of the same kernel code, and (c) visual depiction of the information flow analysis algorithm,
showing the mapping of two global memory addressable variables to their respective data sources,
identified as kernel input parameters.
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Figure 37. Specifically, Figure 37 shows how global memory addressable variables r41 and r44 are
linked back to their corresponding kernel input parameters, arg0 and arg4. Note that arg0 maps
to the outer relation (pOuterRelation) and arg4 maps to the inner relation (pInnerRelation) of the
cross product join operation in the original SelectOutput CUDA kernel.
A mapping for each global memory operation to its corresponding input data source is con-
structed. Each global memory operation is identified by an index that determines its position in
the static PTX kernel code. This index is returned by GPU Lynx’s instrumentation API function,
memOpId(). For the SelectOutput kernel code snippet in Figure 37, the mapping would look
like the following:
memOpId: 0 --> ....
memOpId: 1 --> pOuterRelation
memOpId: 2 --> pInnerRelation
Once such a mapping is established, the kernel is instrumented with the memory efficiency
metric. The memory efficiency instrumentation is defined as follows. For every global load or
store instruction, each thread within a thread block computes the base memory address and stores
it in shared memory. For NVIDIA GPUs, a half-warp, or 16 threads, can coordinate global memory
accesses into a single transaction. This implies that if the base address is the same for all threads
belonging to a half-warp, then the memory accesses will be coalesced. A single active thread
within a warp, the one with the smallest index, is selected to perform an online reduction of the
base addresses written to the shared buffer. It maintains a count of unique base addresses within a
half-warp, to determine the total number of memory transactions required for a particular memory
operation. The number of transactions required for a particular memory operation by a given
half-warp is stored in a global memory instrumentation buffer, indexed by the memory operation
index. After the kernel completes execution, the memory operation index is used to determine the
individual memory efficiency for each kernel parameter. The C-based instrumentation specification
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for the memory efficiency metric is shown in Listing 5.3.
Listing 5.3: C Specification for Memory Efficiency Metric
ulong threadId = blockThreadId();














5.3.3.3 Extraction of Profiling Data
In order to determine if a particular code transformation is beneficial, the kernel runtimes of the
generated original and optimized CUDA kernels are measured via GPU Lynx’s kernel runtime
instrumentation [35]. The kernel runtime instrumentation polls hardware counters on the GPU de-
vice, exposed as PTX instructions, which capture precise measurements of multiple events within
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the execution of a single kernel without including latencies of PCI bus, driver stack, and system
memory.
GPU Lynx exposes an API to Dandelion for retrieving profiling results. The profiling results
are stored in a multi-dimensional map (JSON), identified by each kernel’s name at the first level,
and the profiling metric at the second level. The profiling results include the necessary meta-data
to identify the candidate input data structures for optimization as well. After the execution of the
instrumented kernel code, the profiling results of the run are retrieved by the Dandelion compiler.
The Dandelion compiler uses this information to selectively apply code transformations to the
candidate data structures.
The decision model to select appropriate data structure candidates for optimization can incor-
porate various pieces of information, such as a threshold on the memory efficiencies of the data
structures, the size of the data structures, and so on. For instance, all data structures that have a
memory efficiency lower than a specified value may be selected as candidates for optimization. In
the current implementation, we try to aggressively optimize all data structures that have a memory
efficiency lower than 100%, and input sizes greater than the L1 cache size.
5.4 Evaluation
We evaluate our design using a preliminary prototype of Leo using four applications from different
domains: Black-Scholes, K-Means, SkyServer [103], and Bellman-Ford’s Single-Source-Shortest
Path algorithm. The current Leo prototype is not a full end-to-end implementation: while it inte-
grates dynamic instrumentation and measurement for activity factor and memory efficiency, along
the necessary support at the generic primitive library targeted by the Dandelion compiler, manual
intervention is still required to code alternate versions of anonymous functions in the cross com-
pilation from C# to CUDA. While incomplete, we hope that our preliminary results offer useful
insights on the potential profitability, feasibility and necessity of a dynamically adaptive, auto-
optimizing GPU framework.
85
All benchmarks are coded using .NET LINQ as described in Section 5.3.1.1. As a result,
the cross-compiles GPU code for each benchmark relies on a number of separate kernels. We
evaluate our profile-guided optimizations by considering their impact on the performance of the
the most compute-intensive (and consequently, longest-running) of those kernels in isolation, and
by considering their impact on end-to-end performance for a subset of the benchmarks: Black-
Scholes, K-Means, and SkyServer. Details of the evaluation platform and benchmarks are provided
in Tables 6 and 7 respectively.
Table 6: System configuration for Leo’s experimental evaluation
CPU Intel Xeon E5504 @ 2.00 GHz
GPU Tesla M2075, 448 CUDA cores
Operating System Windows Server 2008 (SP1)
CUDA Version 5.5
Table 7: Selected workloads for Leo
Application Description Input Configurations
Black-Scholes N options N=1x10ˆ7
K-Means M N-dim points, k
clusters
M=1x10ˆ6, N=32, k=40
SkyServer O objects, N neigh-
bors
Input 1: O=2048, N=2x10ˆ7, up to 200 matching
neighbors




N nodes, M edges USA road network: N=24x10ˆ6 , M=58x10ˆ6
5.4.1 Black-Scholes
The Black-Scholes algorithm estimates option prices based on a number of parameters including
constant price variation, strike price, time-to-expiry, etc: coded in LINQ, the workload is a single
Select statement using a lambda function to encode the algorithm. Changing the Black-Scholes
data layout from an AoS to an SoA representation, we improve the memory efficiency from 18%
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to 100%. The workload is largely compute-bound: a low ratio of memory accesses to compute
operations limits the corresponding kernel speedup to just 1.12×.
5.4.2 K-Means
K-Means is a classical clustering algorithm which partitions M N -dimensional points (or vec-
tors) into k clusters by repeatedly mapping each point to its nearest center, and then recomput-
ing the cluster centers by averaging the points mapped to each center. The workload is coded
to LINQ as a GroupBy followed by a Select, the former of which uses a method called
NearestCenter as the key extractor function. The cross-compiled Dandelion code will rely
on a number of lower-level primitives to implement the relational algebra, but we focus on the cor-
responding NearestCenterGPU kernel as its execution overwhelmingly dominates end-to-end
performance for the workload.
The primary data structure is a collection of N-dimensional points, whose most obvious in-
memory representation arranges the dimensions of each point in contiguous memory locations.
If the number of dimensions is large, such a layout yields poor memory efficiency on the GPU.
Figure 38(a) shows the memory efficiency for the original and the AoS-SoA transformed versions
for this code, with varying dimensions, and Figure 38(b) shows the corresponding kernel speedup.
With N = 1, the layouts and memory efficiency are predictably equivalent. As N increases, the
original version’s memory efficiency degrades, while the optimized version’s memory efficiency
remains high.1 Memory efficiency has a first-order impact on performance for this workload as N













































Figure 38: K-Means (a) memory efficiency and (b) kernel runtime speedup for varying dimen-
sions. As the number of dimensions grows, the memory efficiency of the original AoS code ver-
sion degrades while the optimized SoA version’s remains high. Memory efficiency has a direct






































































































































Figure 39: SkyServer (a) memory efficiency of original and optimized kernels, (b) individual




SkyServer takes as input collections of digitized astrological images (encoded as “photo objects”)
and the relative locations of images (encoded as “photo neighbors”). The workload filters these
data according to criterion that enables the identification of related astrological objects. It is ex-
pressed in LINQ as a series of Join operations over the objects and neighbors collections.
Dandelion implements the underlying relational algebra on GPUs using techniques fundamen-
tally similar to hash-join [32], decomposed into a number of GPU kernels. The approach first
identifies items in the input relations matching the join predicate, then shuffles matching items
per-relation into contiguous positions, then computing the final join output as the cross-product of
items in each (matching) contiguous block. While a deep understanding of the implementation is
not required to here (we refer the interested reader to [88]), some details play an important role
in the profitability of the optimizations performed by Leo: to first order, four kernels correspond-
ing to the steps above dominate the performance of SkyServer end-to-end performance, called
ExtractKeys, Shuffle, SelectOutput, and ComputePredicate, so our evaluation
effort focuses on Leo’s ability to reduce compute latency for these four kernels.
We evaluate SkyServer with two input sets (1 and 2), corresponding to different levels of se-
lectivity for the join predicate. In set 1, very few of the neighbors (up to 200) match the predicate
against photo objects, and vice versa for set 2, where almost all of the photo neighbors are matches.
Consequently, for set 1, the SelectOutput kernel is the least significant contributor to the over-
all computation, but forms the largest component for set 2.
Figure 39 presents (a) memory efficiencies of the original and optimized kernels, (b) individ-
ual kernel speedups achieved by the AoS-SoA optimization, and (c) the computation breakdown
of the kernels for the two input sets. The transformation improves memory efficiency for all of
1The K-Means NearestCenter kernel takes two vectors as input: one for the points and one for the cluster
centers. The number of centers is generally much smaller than the number of points, and fits in L1 cache for all input
sizes we consider, so our optimization focuses on the points collection.
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SkyServer’s kernels, but the improvement is not as significant for SelectOutput. Although
the transformation ensures that the loading of members of the SkyServer’s input data structures
are coalesced, sequentially indexed threads may not necessarily be accessing contiguously located
elements in the array due to the data skew introduced by the hash function and the join predicate.
ExtractKeys and ComputePredicate benefit from the AoS-SoA transformation for
both input sets, whereas Shuffle and SelectOutput are negatively impacted in both cases.
This is due to the tension between memory coalescing and cache performance discussed in Sec-
tion 5.2.2. The data structures used in SkyServer comprise 10 long integer and floating point
fields, so high selectivity of the join predicate (many matches) results in high L1 miss rates under
the SoA layout for Shuffle and SelectOutput as they must collect data spread across many
cache lines to shuffle individual records into a logically contiguous arrangement. When the join
predicate has low selectivity, Shuffle and SelectOutput constitute only about 7% of the
entire computation, so the negative impact of the transformation on those kernels is masked by
the benefit enjoyed by ExtractKeys and ComputePredicate. We conclude that the prof-
itability of this optimization is input-dependent for SkyServer, highlighting the need for a dynamic
framework to select the best code transformations at runtime.
5.4.3.1 Exploring Activity Factor
Recall from Section 5.2.1.2 that Activity factor (AF) essentially characterizes the level of thread
divergence. In future work, we plan to incorporate AF to drive dynamic optimizations. As step to-
wards that goal, we use SkyServer to demonstrate that AF can be a useful predictor for determining
hash table sizes on-the-fly.2
Recall that for the join operation, keys are inserted into a lock-free hash table using a compare-
and-swap (CAS) operation. As a result, the distribution of the keys, the hash function, and the size
2Many relational algebra primitives in Dandelion such as Join and GroupBy rely on efficient hash table
performance.
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of the bucket list array can yield variance in the length of the bucket lists, which in turn causes
thread divergence as threads traverse different length lists concurrently. Smaller bucket list arrays
exacerbate this effect by forcing longer bucket lists, while over-provisioning the bucket list ar-
ray wastes memory, which is particularly scarce in big-data workloads such SkyServer. Dynamic
resize is an unattractive option in this context primarily because it is an inherently sequential op-
eration whose additional can be worse for performance than the thread divergence incurred by
tolerating a poorly sized table. Consequently, hash-table bucket array size is a parameter man-
aged by the Dandelion compiler. Because many applications have performance-sensitivity to the
hash-table size, Dandelion currently provides an interface for programmer hints for this parameter,
but even when values are well-chosen the situation is not optimal, as the hash-table size remains
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Figure 40: SkyServer configured with input set 2: activity factor for varying hash table bucket
array sizes.
To demonstrate how activity factor can guide dynamic selection of the hash table size we
measure the AF in SkyServer for various hash table sizes, shown in Figure 40. The data show
that AF improves as the hash table size increases up to a 64KB, leveling out as sizes increase
beyond that, suggesting an good choice of hash table size for the given data distribution. The same
mechanisms used to communicate and respond to ME in the runtime can be used to select better
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hash table sizes based on AF.
5.4.4 Single-Source Shortest Path
Single-Source Shortest Path (SSSP), is Bellman-Ford’s algorithm for finding the shortest path from
a source node to every other node in a graph. The algorithm is based on the principle of relaxation,
in which iteratively improves an approximation until converging on an optimum. The data struc-
tures in our implementation are nodes (an id and distance) and edges (source, destination, weight).
Figure 41 shows the kernel runtimes and L1 hit rates for five iterations of this algorithm on the
USA road network graph, for both the original and memory-efficiency optimized code versions. In
aggregate, the AoS-SoA transformation improves memory efficiency from 71% to 100%, but the
data show significant time-varying behavior. In early iterations, the SoA layout version performs
better because the join predicate has low selectivity when only a few nodes have been visited. Over
time more and more nodes are visited, increasing selectivity which results in the join spending
more time shuffling objects in the correct regions. Since the SoA layout spreads individual object
members across different cache lines, this in turn causes higher L1 miss rates, and in later iterations,
the original layout is more performant by larger and larger margins. This time-variance can be
handled by our periodic re-evaluation scheme, which enables the runtime to detect and respond to
such trends in application behavior.
5.4.5 End-to-End Performance
In this section, we consider the end-to-end impact of memory efficiency optimizations on the per-
formance of a subset of benchmarks: Black-Scholes, K-Means, and SkyServer.3 The goal of this
3We do not include end-to-end data for SSSP because the benchmark uses the Concat LINQ operation. Because
Dandelion currently lacks a GPU-side implementation for this operation, data must be moved back and forth to the
CPU for that phase of the computation at a performance cost that dominates end-to-end performance. Until GPU-
side Concat support is available, performance comparisons at the GPU kernel level are meaningful, but end-to-end
performance measurements cannot provide an accurate picture.
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Figure 41: Single-Source-Shortest-Path (a) aggregate kernel runtimes and (b) cache hit rates for
five distinct iterations on the same input (USA road network graph)
experiment is to demonstrate that Leo is able to amortize the runtime overheads incurred via dy-
namic instrumentation over a relatively small number of iterations and still provide significant
performance gains in some cases. In the first iteration, we instrument GPU code and measure its
memory efficiency, using that to guide the decision about whether to generate a different optimized
version. The second and third iterations are used to measure performance for optimized and un-
optimized versions (without instrumentation), enabling the runtime to select the better of the two,
which is used for the remainder of the iterations.




SkyServer Input 1 1.34 1.52
SkyServer Input 2 1.42 1.53
Table 8 compares the speedup over unoptimized code of profile-guided optimization against the
speedup that would be attained if a perfect oracle in the compiler could select the most performant
code version with no overhead. The code version represented by the oracle is the hand-optimized,
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statically performed AoS-SoA transformation applied to kernels that benefit from this optimiza-
tion. The Profile-Guided column presents the speedup that we observed from using our compiler
framework, which must amortize overheads of instrumentation, measurement, optimization appli-
cation, and reloading the GPU device when code versions are changed. The data assume that the
compilation cache hides the overheads of JIT compilation, so compile overheads are not included.
The Oracle column shows the speedup attained if the most optimal code version can be selected at
the first iteration with no additional overhead.
For Black-Scholes and K-Means, the potential benefit is modest (7%-9%), the profile-guided
runs achieve speedups very close to those obtained with an oracle. In contrast, for SkyServer the
potential benefit is significant. The SkyServer application has the most complex data structures
and generated code, compared to the more simpler implementation of the other two workloads. As
a result, the instrumentation overheads are more significant as well. We note that the difference
in maximum profitability of optimization across these workloads is expected. Black-Scholes and
K-Means are compute-bound, so their lower memory intensity relative to SkyServer translates to
fewer sites at which instrumentation code is inserted and a correspondingly less runtime overhead
relative to SkyServer.
The data also show that as one would expect, additional overheads in the end-to-end scenario
(notably CPU-GPU data transfers) attenuate the speedups observed in when GPU kernels are mea-
sured in isolation. Emerging integrated CPU-GPU architectures, programming abstractions and
runtime tools that maximize asynchrony and/or eliminate unnecessary data migration can lessen
this impact, enabling our framework to deliver higher gains in future systems. In the future, we will
explore application of finer-grained instrumentation techniques to alleviate instrumentation over-
heads for memory-bound codes, such as selectively instrumenting only certain kernel segments or
certain types of memory operations. This may represent a profitable avenue for lowering overheads
if sampling alone is sufficiently predictive.
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5.5 Related Work
Profile-Guided Optimization. Adaptive, dynamic, and profile-guided optimization techniques
have enjoyed much research attention over the past few decades [11]. Leo draws from basic tech-
niques described in the literature, and we claim no contribution in this domain other than synthe-
sizing known techniques in a new context.
Higher-Level Language Front-ends. The research community has focused considerable ef-
fort on higher-level programming front-ends for GPUs [22,24,88], with the primary goal of insulat-
ing the programmer from complexities induced by the architecture. The Delite compiler and run-
time framework [22] performs domain-specific optimizations on DSL applications for execution
on multiple heterogeneous back ends. Delite shares many common features with our framework:
support for programmer productivity without sacrificing performance, representation of applica-
tions as execution graphs to enable runtime scheduling and optimizations, and heterogeneous code
generation for both CPUs and GPUs. The optimizations explored by the Delite runtime focus on
fusion of Delite operators to reduce memory pressure and improve cache behavior, which result in
fewer memory allocations and total number of accesses, as well as runtime scheduling decisions.
Delite’s extensibility enables compiler optimizations that are aware of the semantics of operations
within the domain, while Leo searches for low-level input-dependent optimization opportunities
that are inaccessible to an optimizer with a static view, however semantically rich that view may
be. Copperhead [24] is a high-level data parallel language embedded in Python, enabling the ex-
ecution of Python applications on parallel architectures. Leo’s novelty lies in its integration of a
dynamic instrumentation engine, GPU Lynx, with a cross-compilation runtime, Dandelion, to en-
able profile-driven optimizations, transparently and seamlessly, based on the application’s runtime
behavior.
GPU Optimizations. The GPU-specific optimizations, such as the AoS-SoA transformation,
have been studied extensively in previous works as well [86, 98, 100, 104]. In [86], Rompf et al.
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show how the AoS-SoA data structure optimization can be performed via internal compiler passes.
DL [98] is an OpenCL-based runtime library that provides an efficient data layout transformation
engine, specifically to perform AoS-SoA type transformations. G-Streamline [104] is a framework
which removes dynamic irregularities in GPU applications on-the-fly, such as those resulting from
irregular memory accesses and data-dependent control accesses. Leo’s goal is to automatically
and transparently determine when a particular optimization is useful or not, and respond to the
given application’s varying runtime behaviors dynamically. As such, libraries such as DL and G-
Streamline are complementary to our work, and can be linked with our framework to provide the
data layout re-ordering mechanisms for optimizing irregular memory and control-flow accesses.
Irregular Workloads. The ubiquity of irregular, unstructured applications running on GPUs
has made the need for an auto-optimizing framework that reacts to the application’s runtime behav-
ior increasingly urgent. In general, GPU acceleration for irregular data parallel workloads [23, 67,
95,97], has been studied extensively, and augments the potential value of our proposed framework
for current and future heterogeneous systems.
5.6 Chapter Summary
The increasing ubiquity and attractive performance properties of parallel architectures has resulted
in increased demand for generality and ease of programming, and driven the emergence of higher-
level front-end programming languages and targeting GPUs. While such tools can insulate the
programmer from complexity and low-level architectural detail, that insulation shifts the responsi-
bility of efficiently exercising the architecture from the programmer to compilers and runtimes, in
some cases sacrificing the goal of achieving best-case performance. Leo is a dynamic optimization
framework whose goal is make such sacrifice unnecessary by enabling the system to automatically
search the implementation and optimization space formerly searched by hand, by developers.
While the current implementation of Leo relies on the Dandelion compiler to optimize LINQ-
based streaming workloads on NVIDIA GPUs, the same techniques and insights can be applied
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to optimize general data-parallel applications on any of the various GPU back-ends. Additionally,
the focus of this work was to explore the challenges arising from memory access irregularity and
control flow diversity in GPU codes generated by higher-level programming tools. However, Leo
can be extended to perform several other kinds of dynamic optimizations, such as improving shared
memory usage and/or bank conflicts, register pressure, and thread-level parallelism. We believe
such a framework can effectively ameliorate many of the effort-intensive development, tuning, and
optimization problems that currently characterize GPU programming.
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CHAPTER VI
LIBRA: AFFINITY-AWARE WORK-STEALING FOR INTEGRATED
CPU/GPU PROCESSORS
6.1 Introduction
GPUs have become pervasive in computer systems due to their ability to provide significant
improvements in both energy use and performance. However, it has been a challenge for ap-
plications to effectively leverage the compute capabilities of both the CPU and GPU proces-
sors [12, 47, 57, 63]. In fact, even for platforms on which CPUs and GPU are integrated on the
same die and where CPU and GPU have access to the same physical memory, the prevailing pro-
gramming model has been one in which CPUs offload specific tasks to a GPU and wait for their
completion before resuming the computation.
Recent hardware advances have made possible more effective, finer-grain models of com-
bined CPU-GPU computation. Specifically, recent integrated CPU-GPU processors, such as Intel’s
Broadwell and Skylake processors, and AMD’s Kaveri and Carrizo systems, offer hardware CPU-
GPU shared virtual memory (SVM), memory coherency, and atomic operations. Such hardware
support is an effective basis for realizing GPU-capable fine-grain work-stealing schedulers operat-
ing across both sets of cores.
For multi-core CPUs, work-stealing [2, 20] efficiently achieves fine-grain, instantaneous load-
balancing, by enabling idle cores to steal tasks from queues of overloaded cores. A typical work-
stealing implementation assigns a work-queue to each hardware thread, and distributes the work-
load, divided into chunks, between those queues. At runtime, each hardware thread executes work
chunks from its own queue until that becomes empty, at which time it begins stealing work from
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other queues. This continues until all queues are empty and the computation is complete.
While work-stealing has been extensively optimized on multi-core systems [5, 19, 41, 45, 99],
little work has been done on integrated CPU-GPU processors. Efficient work-stealing on inte-
grated CPU-GPU processors is challenging: CPUs and GPUs typically operate at different clock
frequencies and have different core configurations and memory hierarchies, making their perfor-
mance differ by an order of magnitude or more. As a result, while classical work-stealing enables
seamless and dynamic work distribution across compute units in the presence of load imbalance,













































Figure 42: Performance obtained by classical work-stealing, relative to the best statically deter-
mined CPU-GPU distribution.
Figure 42 shows the performance obtained by a classical work-stealing scheduler over the best
statically-determined CPU-GPU distribution. Classical work-stealing achieves only 76%, on aver-
age, and sometimes as low as 45%, of the best manually-determined CPU-GPU work distribution.
Multiple factors contribute to classical work-stealing’s poor performance. First, consider the situ-
ation when at the end of the execution, all queues are empty, but the GPU must remain idle while
the (usually slower) CPU completes work it had already picked from its queues. The added delay
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and resulting lowered performance can be significant.
Second, CPUs and GPUs have very different stealing costs. In typical work-stealing systems,
the steal operation utilizes one atomic compare-and-swap (CAS) instruction, and the stealing cost
scales with its latency. To show this difference in stealing costs, we had the CPU steal 64K chunks
of work repeatedly, then compared its performance to the GPU doing the same. In both cases,
an identical amount of work (64K) was stolen by a single work-group, and no work was actually
executed. Figure 43 shows the relative performance of the CPU over that of the GPU for varying
CPU frequencies. The GPU was was set to its maximum frequency (800 MHz). At their respec-
tively maximum frequencies (CPU=2400 MHz, GPU=800 MHz), the CPU steals approximately
9× faster than the GPU, and even when the CPU is set to the same frequency as the GPU, the CPU
is still about 4× faster.
CPUs and GPUs have multiple architectural differences that impact their stealing costs. Multi-
core CPUs typically offer a small number of powerful cores, while GPUs have a large number of
simpler, Single Instruction Multiple Data (SIMD) cores. GPUs typically operate at lower clock
frequencies. While CPUs offer excellent single-threaded compute performance, GPUs achieve
high performance compute throughput by executing thousands of concurrent threads. Moreover,
CPUs typically have lower-latency paths to local caches as well as lower-latency atomic instruc-
tions than do GPUs, but GPUs effectively hide such latency by continually switching threads on
any long-latency event.
In a classical work-stealing scheduler, which does not take into account such a huge disparity in
stealing costs, the CPU is likely to grab more work than its ideal distribution, resulting in additional
overhead toward the end of the work-stealing execution. For this reason, a classical work-stealing
scheduler will fail to provide good performance across diverse workloads.
We describe Libra, the first implementation of a fully-integrated, affinity-aware CPU-GPU
work-stealing scheduler. Libra utilizes the hardware shared virtual memory (SVM), memory






























Figure 43: Normalized CPU performance of work-stealing scheduler overhead over GPU perfor-
mance, as tested with a null workload, and across varying CPU frequencies. The GPU frequency
is set close to its maximum frequency (800 MHz).
implementation techniques to address the challenges discussed above. First, the scheduler uses
lightweight online profiling to incorporate device affinity for a given workload. It distributes work
across the two types of devices according to their profiled runtime performance. Second, it uses hi-
erarchical stealing. While prior work has used hierarchical stealing to reduce communication costs
in cluster environments [39, 45], we use it to limit the amount of stealing by a device that is less
effective at executing the application’s work. Libra’s hierarchical stealing supports an application’s
affinity to one device over the other.
The specific contributions of our work in this chapter are as follows:
• We present the design and implementation of Libra, an affinity-aware work-stealing schedul-
ing runtime for integrated CPU-GPU processors that leverages hardware support for shared
virtual memory (SVM) and CPU-GPU atomics available on Intel’s Core processors.
• We incorporate novel runtime techniques, such as lightweight online profiling and hierar-
chical stealing, to address the limitations of classical work-stealing and to do affinity-aware
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distribution.
• We demonstrate the effectiveness of our affinity-aware work-stealing algorithm using a mix
of both regular and irregular workloads that vary in their affinity for CPU or GPU execution.
We show that our implementation outperforms classical work-stealing as well as existing
CPU-GPU load-balancing techniques such as the shared-queue [77] and asymmetric online-
profiling [47] approaches.
6.2 Background
6.2.1 OpenCL 2.0 and SVM
OpenCL is a parallel computing framework that supports execution of programs on a heteroge-
neous collection of CPUs, GPUs, and other compute devices. OpenCL allows host code to launch
a function (called a kernel) for execution by one or more devices. Typical OpenCL kernels are
data-parallel and are executed by a set of SIMD threads (each called a work-item) on each de-
vice. A device manages a kernel’s work-items in groups called work-groups, which execute the
kernel in a lock-step fashion. The work-items of a work-group share high-speed local memory and
work-group execution barriers.
In integrated CPU-GPU processors, the CPU and GPU typically share a single memory con-
troller and same physical memory. This enables the GPU and CPU to directly share data without
the need for expensive data transfers over, say, a PCIe bus.
In the past, OpenCL supported a relaxed memory model where memory consistency was only
guaranteed at certain synchronization points. More recently, OpenCL 2.0 and some newer inte-
grated processors such as Intel’s Broadwell and AMD’s Kaveri have added hardware support for
shared virtual memory (SVM), and have added cache coherency protocols to ensure correct sharing
between CPU local caches and the architecturally separate GPU local caches. This SVM support
enables directly sharing pointer-containing data structures like trees or lists between a CPU and
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GPU. Furthermore, if OpenCL’s optional CPU-GPU atomic operations are supported (as in, for
example, Broadwell processors), those operations can be used to provide fine-grained control of
memory consistency, enabling the host and GPU to concurrently read and update the same mem-
ory locations with consistency provided by SVM atomics in addition to the consistency provided
at synchronization points.
This hardware support for CPU-GPU SVM, memory coherency, and atomics enables the de-
velopment of sophisticated scheduling techniques such as work-stealing schedulers that exploit all
CPU and GPU cores to execute parallel programs. Our work-stealing system is built using OpenCL
2.0 features to implement efficient dynamic work distribution between the CPU and GPU.
6.2.2 Work-stealing in C++11
On the CPU, work-stealing is a well-known and highly effective technique for dynamically dis-
tributing the tasks of parallel programs. It relieves the programmer from the burden of choosing an
optimal static work partition. It is a key technology, for example, of the Cilk programming frame-
work [20]. Work-stealing schedulers assign a work-queue to each hardware thread, and the work,
typically divided into chunks, is distributed between those queues. At runtime, each hardware
thread or computation unit processes items from its work queue until the queue becomes empty,
and then it starts stealing chunks of work from other queues until all queues are empty and the
computation is complete.
Our CPU-GPU work-stealing algorithms are a simplified version of Chase and Lev’s lock-free
work-stealing algorithm [26] for shared-memory CPU multiprocessor environments. Their imple-
mentation allows each hardware thread, or worker thread, to manage its own doubly-ended queue
(deque). A worker may push or pop tasks from the bottom of its own deque, but other workers
can only steal tasks from the top when their own deques become empty. Assuming sequentially
consistent memory operations, the Chase-Lev implementation only requires one atomic compare-
and-swap (CAS) operation per steal, no CAS operation on push, and no CAS operation on pop
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except when the deque has only one item left, for which other workers may contend when attempt-
ing to steal. Our implementation was simplified by supporting only fixed-size deques in order to
efficiently use OpenCL fine-grain buffer SVM.
We show our OpenCL 2.0 implementation of the push, pop and steal routines in Listing 6.1.
The push routine pushes items to one end, the bottom, of the deque. The pop routine tries to remove
the item from the bottom of the deque. If the deque is not empty and the item to be popped is not
the last one in the deque, the pop routine returns the item, updating the counters appropriately.
Otherwise, it performs an atomic CAS operation. The steal routine checks whether the deque is
empty, and if not, it tries to obtain the item from the other end, top of the deque, using an atomic
CAS operation.
Listing 6.1: Chase-Lev deque in OpenCL 2.0
void push(int item, WSQueue *ws_q)
{
int b = ws_q->bottom;
ws_q->array[b % SIZE] = item;
ws_q->bottom = b+1;
}
int pop(global WSQueue *ws_q)
{
int bottom = ws_q->bottom;





int top = ws_q->top;
int size = bottom - top;




int item = ws_q->array[bottom % SIZE];









int steal(global WSQueue *ws_q)
{
int top = ws_q->top;
atomic_work_item_fence(CLK_GLOBAL_MEM_FENCE,
memory_order_seq_cst, memory_scope_all_svm_devices);
int bottom = ws_q->bottom;
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int size = bottom - top;
if(size <= 0) return EMPTY;









The goal of our work-stealing scheduling runtime is to balance data-parallel computation across
the cores of CPU and GPU. In order to achieve this, our runtime must be able to: (1) map high-
level parallel computations to OpenCL work-groups, (2) bind the work-groups to physical cores;
(3) assign work-stealing deques to work-groups; and (4) finally, perform work-stealing among
the work-groups. In this section, we first describe how we implement the above steps in a clas-
sical work-stealing setting. We then present our extensions to better deal with device bias and
application-level irregularity (called affinity-aware work-stealing).
In our runtime, each work-group maintains its own work-stealing deque. We designate a single
work-item in each work-group to pop or steal work for the entire work-group, which requires the
use of shared local memory and work-group barriers.
Our work-stealing runtime starts by launching a different number of work-groups on each
device, based on the underlying hardware configuration. For the CPU, we launch one work-group
per hardware thread, and for the GPU, we launch one work-group per EU.
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In OpenCL, a work-item is identified by its unique index in the index space defined by the host
program when it launches the kernel for execution on a device. We represent a chunk of work, the
work performed by an entire work-group, by its starting index, which we call its workId. Initially,
the chunks of work are evenly distributed across the work-stealing deques of each device.
The following two sections describe two work-stealing algorithms. The first is a Classical
work-stealing algorithm, a straightforward implementation of CPU-GPU work-stealing. We then
describe our affinity-aware Libra work-stealing algorithm.
6.3.1 Classical Work-stealing Algorithm
Our classical work-stealing scheduler extends the Chase-Lev deque approach to the OpenCL exe-
cution model. Our algorithm provides the basic skeleton for a work-stealing scheduler that supports
both CPU and GPU cores, but is naive about the heterogeneity of the underlying devices and any
runtime bias a workload may exhibit toward one device.
Input : deques: Pointer to work-stealing deques; NUMQUEUES: Total number of work-stealing deques; origKernel:
Function pointer to original application kernel
tId← getLocalThreadId();
groupId← getWorkgroupId();
local workId← EMPTY ;
i← 0;
while true do
if tId = 0 then
workId← pop(deques[groupId]);
if workId = EMPTY then
while i < NUMQUEUES do
j = (groupId+ i+ 1) mod NUMQUEUES;
workId← steal(deques[j]);








if workId = EMPTY then
break;
end
call origKernel on chunk starting at workId;
end
Algorithm 1: Classical CPU-GPU work-stealing algorithm
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As shown in Algorithm 1, the work-item with the local thread index of zero in its work-group
is designated to get work for the entire work-group. If it is unable to find work in its own deque,
it tries to steal work from other deques. In doing its search, it starts from the deque following its
own to minimize contention. As soon as that work-item finds a chunk of work, it exits from the
loop. We use a local barrier at that point to ensure that the selected value of workId is visible to all
work-items of the work-group before they resume execution. Once that happens, each work-item
calls the original application kernel. In this way, the entire chunk of work is executed by the work-
group. The work-group continues to fetch and execute work chunks until all deques are empty.
Figure 44(left) provides a visual depiction of how the classical work-stealing algorithm pops and
steals chunks of work.
Although classical work-stealing is able to deal with application load imbalance, it neither
mitigates the contention between CPU and GPU threads as they try to steal work from the same
deques, nor does it address the disparity in stealing costs between CPU and GPU cores.
6.3.2 Libra Work-stealing Algorithm
Classical work-stealing assumes that steal has a uniform cost across all workers. In a CPU-GPU
heterogeneous environment, however, this assumption is no longer valid. When the CPU and GPU
contend to steal the same chunk of work, it is highly likely that the CPU will succeed even when
the CPU is not the fastest device. This can severely impact performance.
In addition, since the CPU and GPU in an integrated processor have different execution char-
acteristics, many applications will have a strong affinity to one device over the other. For example,
the applications Matrix-Mul (MM), N-Body (NB) and Skip-List (SL) perform best when mostly exe-
cuted on the GPU, and so are GPU-biased. One the other hand, Barnes-Hut (BH), Substring-Finder
(SS) and Face-Detect (FD) are CPU-biased. The runtime behavior of the same application can also
vary with different inputs. Determining an application’s bias to a particular device, therefore, must
be determined at runtime.
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Several techniques can be used to find an application’s device bias: machine learning [40],
instrumentation [35], offline profiling [63], and online profiling [47]. As described next, we use
lightweight online profiling to determine device bias at runtime for a given workload-input pair.
This lets us optimize initial work placement and stealing.
6.3.2.1 Lightweight Online Profiling
Initially, we add a single chunk of work to each device’s deques. We measure the time it takes
for each work-group on a particular device to complete that single work chunk, and calculate
each device’s aggregate throughput. We then redistribute the remaining work according to the
workload’s runtime affinity to the devices. How we choose the distribution is covered in more
detail in Section 6.3.2.2.
After redistributing the work, we relaunch the kernel and let the application run to completion.
The overhead for online profiling consists of throughput calculation, distribution of the remaining
work, a second kernel launch, and the additional time due to slack, the difference in profiling times
of the two devices. For most applications, a kernel launch is a small fraction of the total kernel
execution time. The average overhead due to our lightweight online profiling across all of our
workloads is a negligible 0.85% of the total kernel execution time.
In Libra, the online profiling results merely serve as a hint to indicate affinity to a certain device.
We rely on dynamic work-stealing to correct any load imbalance due to inaccuracies in our online
profiling. In particular, we do not need to perform repeated profiling for irregular, input-dependent
workloads, as is done in [47].
6.3.2.2 Device-Aware Distribution
After finishing online profiling, we redistribute work between the two devices according to a for-
mula, which we derive as follows. Let the computational rate for the CPU on the initial profiling
work chunk be Rc, and the rate for the GPU be Rg. Furthermore, let N denote the number of
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remaining chunks of work. We want to determine the value of α, the ideal distribution ratio to the
GPU, as well as 1 − α, the remaining ratio to the CPU. For best execution time, we want both












While Libra’s affinity-aware placement helps with heterogeneous work-stealing, it is not sufficient.
On biased workloads, worker threads on the unbiased device may still steal too much work from the
other device, significantly slowing down computation. To address this, we introduce hierarchical
stealing: worker threads on each device first steal only from deques on the same device. Only
when all deques on its own device are empty is a worker thread allowed to steal from the other
device’s deques.





Figure 44: Classical work-stealing (left) and Libra’s affinity-aware work-stealing that uses hierar-
chical stealing (right).
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Input : deques: Pointer to work-stealing deques; myOffset: Offset into the deques structure where my own device’s deques
start; otherOffset: Offset into the deques structure where the other device’s deques start; myQueues: Total number
of work-stealing deques on my own device; otherQueues: Total number of work-stealing deques on the other device;




local workid← EMPTY ;
while true do
if tid = 0 then
workid← pop(deques[groupid]);
if workid = EMPTY then
for i← myOffset to (myOffset+myQueues) do
k = (groupId+ i+ 1) mod (myOffset+myQueues);
workid← steal(deques[k]);




if workid = EMPTY then
for i← otherOffset to (otherOffset+ otherQueues) do
k = (groupId+ j + 1) mod (otherOffset+ otherQueues);
workid← steal(deques[k]);








if workid = EMPTY then
break;
end
call origKernel on chunk starting at workId;




Algorithm 2: Adaptive CPU-GPU work-stealing algorithm
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The details of our affinity-aware algorithm are shown in Algorithm 2. Prior to launching the
OpenCL work-stealing kernel, the variables myOffset, otherOffset, myQueues, and
otherQueues are set appropriately for each device. Additionally, the profiling flag is en-
abled only the first time a particular kernel is launched, and disabled afterwards. A single work-
item in each work-group tries to obtain work for that work-group, first by popping from its own
deque. If its own deque is empty, it tries stealing from deques belonging to the same device, starting
from the deque following its own. If it still fails to find work, it tries to steal from deques belonging
to the other device. Once it has found work, a local barrier is performed to ensure the workId
is visible to all work-items in the work-group, and then each work-item calls the original applica-




















Figure 45: Concord [16] compiler framework with seamless work-stealing for C++ applications.
The new components implemented for our work-stealing runtime are shown in green.
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To implement our Libra work-stealing runtime, we extended the existing Concord [16] open-
source heterogeneous C++ programming framework. Concord makes use of OpenCL to let general-
purpose, object-oriented C++ applications take advantage of combined CPU and GPU execution.
It supports two data-parallel constructs, a parallel-for loop and a parallel-reduction loop, that are
modeled after ones provided by Thread Building Blocks (TBB) [2]. We modified Concord to use
Libra to implement these loops. Figure 45 shows Libra’s components.
Concord uses the CLANG and LLVM infrastructure to compile C++ programs into OpenCL
kernels. A compiler pass identifies the Concord loop bodies and generates OpenCL kernel code
for them. For Libra, we added an LLVM pass that generates work-stealing wrapper code around
the OpenCL kernels. We change the original kernel to an internal function, which is invoked by
our wrapper kernel when chunks of work need to be processed. Our wrapper code implements the
algorithms discussed in Section 6.3, and takes additional kernel parameters such as the pointer to
the work-stealing deques and a profiling flag. Listings 6.2 and 6.3 show the original application
kernel and the transformed work-stealing kernel, respectively.
We use OpenCL 2.0 APIs to allocate a shared SVM buffer that is shared by the CPU and GPU.
This buffer stores all the necessary shared data structures needed to implement the work-stealing
deques: this is primarily the arrays holding indices representing the individual work chunks and
profiling counters that track of number of pop and steal operations per deque.
Listing 6.2: Original Application OpenCL Kernel




Listing 6.3: Work-Stealing OpenCL Kernel
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__kernel void workstealingKernel(void *applicationContext, uint
offset, WSQueue *deques, uint myOffset, uint myNumQueues, uint
oOffset, uint oNumQueues, uint profiling)
{
__local int workidx;
int tid = get_local_id(0);





//pop from own deque or steal from others
}
barrier(CLK_LOCAL_MEM_FENCE);
if(workidx == EMPTY) break;







































Figure 46: Slowdown on a compute-bound micro-benchmark from stealing with varying chunk
sizes on the CPU and GPU.
Table 9: Benchmark characteristics for Libra
Abbrev Name Input Static Oracle
(CPU/GPU)
Dist.
MM Matrix-Multiply matrix 2048 by 2048 0/100
NB N-Body 4096 bodies 0/100
SL Skip-List 10M keys 10/90
BFS Breadth-First Search G3 circuit sparse graph (1.6M
nodes, 3M edges)
20/80
SPMV Sparse Matrix Vector Multiply Subset of Clueweb graph
(100M nodes, 2B edges)
40/60
SS Substring-Finder 28657 items 60/40
BH Barnes-Hut 1M bodies 50/50
BH-U Barnes-Hut (unsorted) 1M bodies 60/40
FD Face-Detect image 3000x2171 100/0
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Figure 47: Intel’s HD Graphics 5300 Compute Architecture [1]
6.5.1 Environment
We performed our evaluation on a laptop system with 8GB memory running 64-bit Windows 8. It
includes a 1.2GHz Intel Broadwell (5th generation) Core-M 5Y71 processor with two CPU cores
and hyper-threading enabled. Its integrated GPU, an Intel HD Graphics 5300, has 24 execution
units (EUs), each with seven 16-wide SIMD hardware threads, with a maximum clock speed of
900 MHz.
Our GPU contains 24 execution units (EUs) that resemble CPU cores. These EUs are organized
into an assembly of three modular sub-slices, each with 8 EUs (see Figure 47). Each sub-slice also
contains its own local instruction caches and thread dispatcher unit. Sub-slices are combined into
slices. Aside from grouping sub-slices, the slice integrates additional logic for thread dispatch
routing, a banked level-3 cache, a smaller but highly-banked shared local memory structure, and
fixed function logic for atomics and barriers.
Our evaluation used a diverse set of benchmarks, spanning a spectrum of application domains
and varying runtime characteristics such as regular and irregular workloads. By “irregular”, we
mean execution imbalance across different chunks of computation. The benchmarks, their input
sets, and static Oracle CPU-GPU distributions are listed in Table 9.
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6.5.2 Impact of Work-Stealing Chunk Size
To understand the granularity at which our work-stealing runtime could be effective, we experi-
mented with stealing different amounts of work. We used a compute-bound micro-benchmark with
a kernel that did a minuscule amount of computation (a fixed number of floating point operations)
to emphasize the overhead of the CPU and GPU atomic and other operations required for work-
stealing. Figure 46 shows the slowdown from stealing different chunk sizes of work. The cost of
stealing is ameliorated over larger chunks of work, but interestingly, it is much higher on the GPU
than the CPU for smaller chunk sizes. On our platform, a chunk size of at least 64 elements is
required to ameliorate the GPU’s stealing cost, while even a chunk size as small as 16 elements
yields good performance on the CPU. Based on this study, we chose 64 as our chunk size.














































Figure 48: Ratio of steal attempts by classical work-stealing over Libra. Larger values indicate
more stealing contention with classical work-stealing.
The goal of our affinity-aware heuristics is to mitigate CPU-GPU contention and deal with the
disparity in the stealing costs on the CPU and GPU. Figure 48 shows the ratio of total steal attempts
performed by our classical work-stealing scheduler versus those performed by our affinity-aware
117
Libra work-stealing scheduler. A higher ratio indicates that classical scheduling increases the total
number of steal attempts, thereby increasing the total stealing overhead. By using lightweight
online profiling to obtain an affinity-aware initial work distribution, and then allowing a device
to steal work only from its own deques until all of those deques are empty, our affinity-aware
algorithm reduces the total number of steal attempts by 56%, on average, across all workloads.














































SHARED-QUEUE ONLINE-PROF CLASSICAL AFF-AWARE
Figure 49: Performance relative to the static Oracle CPU-GPU work distribution, for shared-
queue scheduling, online profiling-based scheduling, classical work-stealing and affinity-aware
work-stealing.
We next compare the performance of Libra and other heterogeneous schedulers compared to a
baseline performance using a near-ideal Oracle static work distribution. The Oracle static distri-
bution is obtained via exhaustive search: we ran each benchmark with different fixed CPU-GPU
work partitions, varying the percentage of work given to the CPU from 0% to 100% in steps of
10%, and selected the best-performing CPU-GPU work distribution.
The schedulers we compare include our Libra and the classical schedulers as well as the fol-
lowing:
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Shared-Queue: The shared-queue FluidiCL OpenCL runtime [77] implements heterogeneous
load-balancing using CPU-GPU cooperation to cope with irregular workloads and devices with
different execution characteristics. FluidiCL supports GPUs without SVM including most dis-
crete GPUs. In contrast, our shared-queue implementation uses SVM CPU-GPU atomics, while
FluidiCL requires explicit data transfers and management to maintain CPU-GPU coherency in
systems where hardware SVM support is not available.
Asymmetric Online Profiling: We implemented an asymmetric online profile-based scheduler
similar to that described in [47]. It uses the profiling technique that achieved the best performance
in [47], ASYM+SIZE, that profiles using half the work-items. However, our asymmetric online
scheduler uses hardware SVM support instead of a proxy thread to offload work to the GPU. Note
that the asymmetric online profile-based scheduler differs from Libra by doing online profiling
then statically dividing the remaining work based on those results. Libra, on the other hand, does
online profiling to determine device affinity and to place work at the start of work-stealing, then
lets work-stealing dynamically determine the best subsequent distribution.
Figure 49 shows the performance of each scheduler relative to the near-ideal static CPU-GPU
distribution. Classical work-stealing achieve only 76%, on average, of the performance of the
Oracle static distribution. This is not surprising since classical does not address the challenges
associated with heterogeneous execution and dynamic runtime characteristics.
Our affinity-aware work-stealing scheduler overcomes these challenges. Overall, Libra achieves
96% performance of the Oracle static distribution. Libra also outperforms both the shared-queue
and asymmetric online profiling schedulers. While asymmetric online profiling usually works
well [47], it inherently suffers from any inaccuracies in profiling information. This is especially
a problem for irregular workloads in which the initial iteration space is not representative of later
computation stages. Even with profiling half of the iteration space, for highly irregular data sets
such as those used for BFS, SPMV, and SL, asymmetric online profiling does not perform well,
while affinity-aware work-stealing can dynamically adapt even to such highly irregular workloads.
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Figure 50 shows the CPU-GPU work distribution achieved by our affinity-aware and classical
work-stealing schedulers, as well as the static Oracle CPU-GPU distribution. For all workloads
but FD, our affinity-aware Libra scheduler comes closer to the static Oracle distribution than the
classical scheduler. In general, the distribution achieved by the classical scheduler is more biased
toward the CPU, primarily due to the CPU’s advantage in stealing.
While the static Oracle distribution for FD was determined to be a 0-100 CPU-GPU distribu-
tion, both Libra and the classical scheduler achieve around a 50-50 CPU-GPU distribution. FD
is an irregular workload with unequal chunks of work. From looking at the entire CPU-GPU
work distribution spectrum, the second best distribution was at 50-50 CPU-GPU distribution, and
the performance difference between the two distributions was negligible. Libra and the classical
scheduler may achieve a significantly different distribution than the static Oracle one, especially































BEST-STATIC GPU BEST-STATIC CPU
CLASSICAL GPU CLASSICAL CPU
AFF-AWARE GPU AFF-AWARE CPU
Figure 50: CPU-GPU work distribution achieved by the static Oracle, classical work-stealing, and
affinity-based Libra work-stealing schedulers.
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Table 10: BFS input graphs selected for Libra
Name Input Static Oracle
(CPU/GPU)
Dist.
BFS-EC 1M nodes, 2M edges 10/90
BFS-G3 1.6M nodes, 3M edges 20/80
BFS-LD 1M nodes, 23M edges 30/70
BFS-KKT 2M nodes, 6.5M edges 0/100
BFS-TH 1.2M nodes, 3.7M edges 0/100
6.5.5 Dealing with Input-Dependent Behavior
Our final results show the performance of the classical and affinity-aware schedulers for a single
application across a varied set of distinct inputs (Figure 51). For this study, we chose Breadth-First
Search operating on a mix of highly-irregular sparse matrix graphs (Table 10). Classical work-
stealing does poorly on these input graphs, achieving only about 50% of the performance of the
static Oracle CPU-GPU work distribution. Our affinity-aware work-stealing scheduler, however,











































Figure 51: Performance with respect to static Oracle CPU-GPU work distribution, for the Breadth-
First Search (BFS) application across distinct inputs.
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In summary, our affinity-aware Libra work-stealing scheduler overcomes limitations of clas-
sical work-stealing for integrated CPU-GPU systems, performs on par with the near-ideal Oracle
static distribution, and outperforms the other heterogeneous load-balancing approaches, shared-
queue and asymmetric online profiling.
6.6 Related Work
Work-stealing and Optimizations. Randomized work-stealing for shared-memory CPU multi-
processors was originally introduced in the Cilk programming framework [20]. It is based on
double-ended queues (deques) designed to minimize contention by doing synchronization only
when stealing is needed. A state-of-the-art CPU implementation of the work-stealing deque was
described by Chase and Lev [26] and is used in many runtimes and libraries including Intel’s TBB.
A correctness proof for an optimized implementation of the Chase-Lev concurrent deque appeared
in [56].
Improving various aspects of work-stealing scheduling has been an important research area.
SLAW [41] implements an adaptive scheduler that incorporates locality-aware policies. Hot-
SLAW [45] presents a topology-aware hierarchical work stealing strategy that exploits locality
in distributed memory systems. The underlying idea is for each worker to choose its victim (hier-
archical victim selection), or the amount of work to steal (hierarchical chunk selection), based on
its locality. In our system, we exploit hierarchical stealing to support device affinity. A-Steal [5]
is an adaptive scheduler that considers parallelism feedback at scheduling time. AdaptiveTC [99]
utilizes adaptive thread management to improve performance, while BWS [19] addresses through-
put and fairness issues in time-sharing multi-core systems. Kumar et. al. [54] applied run-time
techniques such as dynamic compilation and speculative optimization to further reduce overheads
in X10. Hermes [85] proposed an energy-efficient work-stealing runtime that executes different
threads at different speeds to maximize energy savings with minimum performance loss.
Work-stealing or load-balancing with GPUs. Several recent papers describe work-stealing
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with discrete GPUs [27, 39, 89]. Their key idea is to extend standard work-stealing with restric-
tions on stealing: since the GPU cannot initiate communication with the CPU or steal itself, only
approaches where the CPU pushes work to GPUs can address load imbalance. Such approaches
reduce CPU performance since the CPU has to act on behalf of the GPU workers.
A shared-queue approach, where the GPU and CPU operate on different ends of a single queue,
is proposed in [77]. The FluidiCL OpenCL runtime implements CPU-GPU cooperation to dynam-
ically distribute work in systems without SVM. As a result, it lacks the fine-grained load-balancing
possible with work-stealing in systems having shared memory.
Cederman et al. [25] address load-balancing across different cores on a discrete GPU, while
[29] provide load-balancing by running persistent kernels that communicate via task-queues with
the host. [52] abstracts GPUs as a single virtual device to support load-balancing across multiple
GPUs, and a performance prediction model of multiple GPUs is presented in [90].
With the hardware CPU-GPU SVM, coherency, and atomic support on Intel Broadwell and
AMD’s Kaveri systems, our system is the first implementation, to the best of our knowledge, of a
real work-stealing scheduler across CPU and GPU cores.
Heterogeneous CPU-GPU Execution. Heterogeneous execution of applications using both
CPUs and GPUs has been studied extensively [12,40,47,57,63]. Qilin [63] is an API and runtime
to support heterogeneous execution of applications using offline profiling. StarPU [12] supports
user-defined policies for dynamic workload scheduling. SKMD [57] enables execution of a single
kernel on multiple devices using static kernel analysis to determine workload distribution. Kaleem
et al. [47] use online profiling to determine the best CPU-GPU workload distribution for an ap-
plication’s execution. Dandelion [88] implements a uniform, high-level sequential programming
model across a diverse array of execution units, including CPUs and GPUs. Ravi et al. [84] use
work-sharing to distribute work between the CPU and a discrete GPU. Scogland et al. [92] present
several scheduling techniques for systems with discrete devices.
Unlike previous work, our affinity-aware Libra work-stealing scheduler effectively implements
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fine-grained CPU-GPU work distribution using a combination of hardware CPU-GPU SVM, lightweight
online profiling, and hierarchical stealing to accommodate both device architectural differences and
application execution characteristics.
6.7 Chapter Summary
With hardware support for CPU-GPU shared virtual memory and atomics, it is now possible to
perform true work-stealing on integrated CPU-GPU processors. We describe the implementation
of Libra, an affinity-aware work-stealing scheduler for such integrated processors that efficiently
distributes work across all CPU and GPU cores for improved load balance. Our study demon-
strates that classicalwork-stealing does not effectively address either a significant performance im-
balance or a much different stealing cost by the CPU and GPU. To deal with these challenges, we
augmented our work-stealing algorithm with lightweight online profiling to enable device-aware
distribution and hierarchical stealing. Our results demonstrate that our affinity-aware Libra work-
stealing scheduler outperforms classical work-stealing by up to 2× and on average by 20%. It also




This chapter presents final conclusions drawn for runtime specialization for heterogeneous CPU-
GPU resources.
7.1 Summary
This dissertation addresses challenges associated with input-dependent, time-varying runtime be-
haviors of the diverse set of applications targeted for heterogeneous computing, as well as the
architectural differences of CPU and GPU resources to achieve greater efficiency via runtime spe-
cialization. We propose and present a dynamic instrumentation engine for GPU-based platforms,
Lynx, to gain real-time insights into application behavior. We integrate Lynx into runtime frame-
works, such as Luminar and Leo, which provide novel dynamic resource management and opti-
mization methods, respectively, to improve performance and throughput of both regular and irreg-
ular applications. Additionally, we leverage the shared virtual memory support present in today’s
integrated CPU-GPU processors to propose a specialized, affinity-aware work-stealing scheduler,
Libra, which improves over classical work-stealing by incorporating runtime application charac-
terization and architectural CPU-GPU differences. Our evaluation incorporate a wide array of
applications, focusing on highly input-dependent, irregular workloads such as graph applications,
but also including embarrassingly parallel, compute-intensive, GPU-bound applications as well as
CPU-biased workloads.
7.2 Contributions
The contributions of this dissertation may be summarized as follows:
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• Dynamic instrumentation support for GPU-based platforms
• Instrumentation-driven resource management and scheduling to improve throughput and per-
formance of applications running on integrated CPU-GPU platforms
• Instrumentation-driven data layout optimizations to improve performance of applications
running on GPUs
• Affinity-aware work-stealing to provide effective load-balance across CPU and GPU cores
for integrated CPU-GPU processors
7.3 Future Work
While we have demonstrated the quantitative benefits of runtime specialization in improving per-
formance for a diverse set of data-intensive applications running on heterogeneous CPU-GPU plat-
forms, there are several interesting extensions to our work, which have not yet been thoroughly ex-
plored, that highlight the potential for runtime specialization in today’s computing environments.
Novel Instrumentation-Driven Systems Abstractions
In this work, we have explored dynamic resource management and optimizations methods,
driven by online GPU instrumentation. In general, the Lynx dynamic instrumentation frame-
work provides significant opportunities for incorporating a variety of GPU systems abstractions
seamlessly and transparently. For example, while GPUs have become primary processing en-
gines in server and cloud computing environments, cloud providers are still not able to provide
fine-grained GPU sharing to end-users, even though such sharing is possible for CPUs. Previous
work has attempted to address shared GPU compute usage in different ways [42, 66], but have not
been as effective in enforcing fine-grained service-level objectives (SLOs) due to limited control
over closed-vendor, hardware thread scheduling in today’s GPUs. GPU dynamic instrumentation
can enable software mechanisms for fine-grained GPU time-sharing, by incorporating yielding
mechanisms at smaller execution granularities (such as thread-block level, versus kernel-level).
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Similarly, software-based check-pointing mechanisms for accelerator-based platforms have been
proposed [48]. Such mechanisms can leverage instrumentation to provide transparency (i.e. not re-
quiring source code modifications and therefore can work with application binaries) and portability
(i.e. can target multiple GPU back-ends). Finally, in applications where precision and correctness
is a necessity, dynamic instrumentation can be utilized to provide software abstractions for reliable
operation [59].
Energy-Aware Heuristics
Energy efficiency is now a top design goal for all computing systems, from fitness trackers
and tablets, where it affects battery life, to cloud computing centers, where it directly impacts
operational cost, maintainability, and environmental impact. Much of our work has focused on
improving platform throughput and application performance. While we have noted improvements
in energy efficiency from our methods in some cases, a natural extension to our work is to explore
energy-aware heuristics.
As an initial step toward this direction, we’ve proposed a black-box approach to energy-aware
scheduling on integrated CPU-GPU systems [15]. Today’s widespread integrated CPU-GPU pro-
cessors combine a CPU and a GPU compute device with different power-performance characteris-
tics. For these integrated processors, hardware vendors implement automatic power management
policies that are typically not exposed to the end-user. Furthermore, these policies often vary be-
tween different processor generations. As a result, it is challenging to design a generally-applicable
energy-aware runtime to schedule work onto both the CPU and GPU of such integrated CPU-GPU
processors to optimize energy consumption.
We have implemented a scheduling runtime that automatically distributes work between the
CPU and GPU to optimize a given energy metric. Our methodology is as follows: We first per-
form a one-time characterization of the processor’s power use when executing different kinds of
workloads (e.g., compute-intensive or memory-intensive) and measuring the power each uses. Af-
terwards, at the start of application execution, our scheduling runtime profiles its execution to
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understand its runtime behavior. Our scheduler combines the application’s runtime behavior with
the processor’s power characterization to distribute the application’s remaining work between the
CPU and GPU cores based on the energy metric being optimized. Our scheduler is user-level and
automatic, and neither requires offline profiling nor detailed knowledge about the processor or its
power management. It is suitable for the majority of processors produced today: ones that include
a Power Control Unit (PCU) and don’t allow the programmer to set component frequencies.
Distributed, Micro-Server Environments
Our present evaluation has been focused on a single CPU-GPU platform. However, the same
ideas and techniques can be extended to distributed, micro-server environments, which incorporate
multiple CPU-GPU processors. Application profiling will naturally need to be extended to consider
network latencies and memory bandwidth requirements, but incorporating real-time application
introspection will likely improve overall efficiency, even in distributed computing environments.
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